56852
Data Sheet
Technical Data
56800E
16-bit Digital Signal Controllers
DSP56852
Rev. 8
01/2007
freescale.com
|
|
-packaged product lines and part numbers indicated here currently are not |
2010: DSP56852VFE |
|
|
Commission, BGA |
prior to September |
|
|
order from the United States International Trade Freescale for import or sale in the United States |
|
|
|
||
|
|
of an from |
|
|
|
Because |
available |
|
|||
|
|
|
|
|
|
|
|
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010: DSP56852VFE
DSP56852 General Description
•120 MIPS at 120MHz
•6K x 16-bit Program SRAM
•4K x 16-bit Data SRAM
•1K x 16-bit Boot ROM
•21 External Memory Address lines, 16 data lines and four chip selects
•One (1) Serial Port Interface (SPI) or one (1) Improved Synchronous Serial Interface (ISSI)
•One (1) Serial Communication Interface (SCI)
•Interrupt Controller
•General Purpose 16-bit Quad Timer
•JTAG/Enhanced On-Chip Emulation (OnCE™) for unobtrusive, real-time debugging
•Computer Operating Properly (COP)/Watchdog Timer
•81-pin MAPBGA package
•Up to 11 GPIO
|
|
|
|
|
6 |
|
VDDIO |
VDD VSSIO |
VSS |
VDDA |
VSSA |
|
|
|
|
|
|
|
|
|
6 |
3 |
6 |
3 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
JTAG/ |
|
|
16-Bit |
|
|
|
|
||
|
|
|
|
|
Enhanced |
|
|
|
|
|
|
|||
|
|
|
|
|
OnCE |
|
|
56800E Core |
|
|
||||
|
|
|
Program Controller |
Address |
|
|
Data ALU |
|
|
Bit |
|
|
||
|
|
|
and |
|
Generation Unit |
16 x 16 + 36 → 36-Bit MAC |
Manipulation |
|
||||||
|
|
|
Hardware Looping Unit |
|
|
Three 16-bit Input Registers |
Unit |
|
|
|||||
|
|
|
|
|
|
|
Four 36-bit Accumulators |
|
|
|
||||
|
|
|
|
PAB |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
PDB |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
CDBR |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
CDBW |
|
|
|
|
|
|
|
|
|
|
|
Memory |
|
|
|
|
|
|
|
R/W Control |
|
|
|
||
|
XDB2 |
|
|
|
|
|
|
|
|
|
|
|
||
|
Program Memory |
|
|
|
|
|
|
|
|
|
|
|
||
|
XAB1 |
|
|
|
|
|
|
|
|
|
|
|
||
|
6144 x 16 SRAM |
XAB2 |
|
|
|
System |
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
Boot ROM |
PAB |
|
|
|
Bus |
|
|
|
|
|
|||
|
1024 x 16 ROM |
|
|
|
|
|
|
|
|
|
||||
|
|
|
PDB |
|
|
|
Control |
|
|
|
|
|
||
|
Data Memory |
CDBR |
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
4096 x 16 SRAM |
CDBW |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
System |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Address |
System |
|
|
|
|
|
|
|
|
|
|
|
|
|
Decoder |
|
IPBus Bridge (IPBB) |
|
|
|
|
|
|||||
|
|
|
Device |
|
|
|
|
|
|
|||||
|
|
Peripheral |
Peripheral |
|
|
|
|
|
|
|
|
|
|
|
|
|
Address |
RW |
IPAB |
IPWDB |
|
IPRDB |
|
|
|
|
|
||
|
|
Decoder |
Device |
|
Control |
|
|
|
|
|
|
|
|
|
|
Decoding |
Selects |
|
|
|
|
|
|
|
|
|
|
|
|
|
Peripherals |
|
|
|
|
|
|
|
|
|
|
|
|
|
A0-16 |
|
|
|
|
|
|
|
|
Clock |
|
|
|
|
|
External Address |
|
|
|
|
|
|
resets |
|
|
|
|
|||
A17-18 muxed (timer pins) |
|
|
|
|
|
|
|
|
|
|
|
|
||
A19 muxed (CS3) |
Bus Switch |
|
|
|
|
|
|
|
|
P |
|
PLL |
|
|
|
External Bus |
|
|
|
|
|
|
|
|
|
|
|||
D0-D12[12:0] |
|
|
|
|
|
|
|
|
O |
|
|
|
|
|
External Data |
Interface Unit |
SCI or |
1 Quad |
SSI or |
COP/ |
Interrupt |
|
|
R |
|
|
|
|
|
|
|
|
|
|
|
|
||||||||
D13-15 muxed (Mode A,B,C) |
Bus Switch |
|
SPI or |
|
|
|
|
|
|
|
||||
|
GPIOE |
Timer |
Watch- |
Controller |
|
System |
|
Clock |
O |
|
||||
|
|
|
GPIOC |
|
|
XTAL |
||||||||
WR Enable |
|
|
|
or A17, |
dog |
|
|
Integration |
Generator |
S |
||||
Bus Control |
|
|
A18 |
|
|
|
|
Module |
C |
|
||||
RD Enable |
|
|
|
|
|
|
|
|
|
EXTAL |
||||
|
|
|
|
|
|
|
|
|
|
|
|
|||
CS[2:0] muxed (GPIOA) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2 |
2 |
6 |
|
IRQA |
|
RESET 3 |
CLKO |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
IRQB |
MODE |
muxed (A20) |
|
|
|||
|
|
|
|
|
|
|
|
|
muxed (D13-15) |
|
|
|
||
56852 Block Diagram
56852 Technical Data, Rev. 8
Freescale Semiconductor |
3 |
-packaged product lines and part numbers indicated here currently are not |
2010: DSP56852VFE |
Commission, BGA |
prior to September |
order from the United States International Trade Freescale for import or sale in the United States |
|
of an from |
|
Because |
available |
Part 1 Overview
1.1 56852 Features
1.1.1Core
•Efficient 16-bit engine with dual Harvard architecture
•120 Million Instructions Per Second (MIPS) at 120MHz core frequency
•Single-cycle 16 × 16-bit parallel Multiplier-Accumulator (MAC)
•Four (4) 36-bit accumulators including extension bits
•16-bit bidirectional shifter
•Parallel instruction set with unique DSP addressing modes
•Hardware DO and REP loops
•Three (3) internal address buses and one (1) external address bus
•Four (4) internal data buses and one (1) external data bus
•Instruction set supports both DSP and controller functions
•Four (4) hardware interrupt levels
•Five (5) software interrupt levels
•Controller-style addressing modes and instructions for compact code
•Efficient C Compiler and local variable support
•Software subroutine and interrupt stack with depth limited only by memory
•JTAG/Enhanced OnCE debug programming interface
1.1.2 Memory
• Harvard architecture permits as many as three simultaneous accesses to program and data memory
• On-chip memory includes:
— 6K × 16-bit Program SRAM
— 4K × 16-bit Data SRAM
— 1K × 16-bit Boot ROM
• 21 External Memory Address lines, 16 data lines and four (4) programmable chip select signals
1.1.3 Peripheral Circuits for DSP56852
•General Purpose 16-bit Quad Timer with two external pins*
•One (1) Serial Communication Interface (SCI)*
•One (1) Serial Port Interface (SPI) or one (1) Improved Synchronous Serial Interface (ISSI) module*
•Interrupt Controller
•Computer Operating Properly (COP)/Watchdog Timer
•JTAG/Enhanced On-Chip Emulation (EOnCE) for unobtrusive, real-time debugging
•81-pin MAPBGA package
•Up to 11 GPIO
* Each peripheral I/O can be used alternately as a General Purpose I/O if not needed
56852 Technical Data, Rev. 8
4 |
Freescale Semiconductor |
-packaged product lines and part numbers indicated here currently are not |
2010: DSP56852VFE |
Commission, BGA |
prior to September |
order from the United States International Trade Freescale for import or sale in the United States |
|
of an from |
|
Because |
available |