Добавил:

Upload Опубликованный материал нарушает ваши авторские права? Сообщите нам.

Вуз:

Рыбницкий Филиал Приднестровского Государственного Университета им.Т.Г.Шевченко

Предмет:

[НЕСОРТИРОВАННОЕ]

Файл:

AVR / datasheets / atmega128.pdf

Скачиваний:

Добавлен:

20.03.2015

Размер:

4.51 Mб

Скачать

☆

<<< < Предыдущая 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 7374 / 8074 75 76 77 78 79 80 > Следующая >>>

Figure 138. Programming the EEPROM Waveforms

DATA

$10

ADDR. HIGH ADDR. LOW

DATA

ADDR. LOW

DATA

XA1

XA0

BS1

XTAL1

RDY/BSY

RESET

+12V

PAGEL

BS2

Reading the Flash

The algorithm for reading the Flash memory is as follows (refer to “Programming the

Flash” on page 285 for details on Command and Address loading):

1.A: Load Command “0000 0010”.

2.G: Load Address High Byte ($00 - $FF)

3.B: Load Address Low Byte ($00 - $FF)

4.Set OE to “0”, and BS1 to “0”. The Flash word low byte can now be read at DATA.

5.Set BS1 to “1”. The Flash word high byte can now be read at DATA.

6.Set OE to “1”.


Reading the EEPROM	The algorithm for reading the EEPROM memory is as follows (refer to “Programming the
	Flash” on page 285 for details on Command and Address loading):
	1.	A: Load Command “0000 0011”.
	2.	G: Load Address High Byte ($00 - $FF)
	3.	B: Load Address Low Byte ($00 - $FF)
	4.	Set				to “0”, and BS1 to “0”. The EEPROM Data byte can now be read at
			OE
		DATA.
	5.	Set			to “1”.
			OE
Programming the Fuse Low	The algorithm for programming the Fuse Low bits is as follows (refer to “Programming
Bits	the Flash” on page 285 for details on Command and Data loading):
	1.	A: Load Command “0100 0000”.
	2.	C: Load Data Low Byte. Bit n = “0” programs and bit n = “1” erases the Fuse bit.
	3.	Give						to go high.
				WR			a negative pulse and wait for RDY/BSY

288 ATmega128(L)

2467B–09/01

						ATmega128(L)


	The algorithm for programming the Fuse high bits is as follows (refer to “Programming
Programming the Fuse High
Bits	the Flash” on page 285 for details on Command and Data loading):
	1.	A: Load Command “0100 0000”.
	2.	C: Load Data Low Byte. Bit n = “0” programs and bit n = “1” erases the Fuse bit.
	3.	Set BS1 to '1'. This selects high data byte.
	4.	Give			to go high.
	4.	Give	WR	a negative pulse and wait for RDY/BSY	to go high.
	5.	Set BS1 to '0'. This selects low data byte.
Programming the Extended	The algorithm for programming the Extended Fuse bits is as follows (refer to “Program-
Fuse Bits	ming the Flash” on page 285 for details on Command and Data loading):
	1.	A: Load Command “0100 0000”.
	2.	C: Load Data Low Byte. Bit n = “0” programs and bit n = “1” erases the Fuse bit.
	3.	Set BS2 to “1” and BS1 to “0”. This selects extended data byte.
	4.	Give			to go high.
	4.	Give	WR	a negative pulse and wait for RDY/BSY	to go high.
	5.	Set BS2 to “0”. This selects low data byte.

Programming the Lock Bits The algorithm for programming the Lock bits is as follows (refer to “Programming the Flash” on page 285 for details on Command and Data loading):

1.A: Load Command “0010 0000”.

2.C: Load Data Low Byte. Bit n = “0” programs the Lock bit.

3.Give WR a negative pulse and wait for RDY/BSY to go high.

The Lock bits can only be cleared by executing Chip Erase.

Reading the Fuse and Lock	The algorithm for reading the Fuse and Lock bits is as follows (refer to “Programming
Bits	the Flash” on page 285 for details on Command loading):
	1.	A: Load Command “0000 0100”.
	2.	Set				to “0”, BS2 to “0” and BS1 to “0”. The status of the Fuse Low bits can
			OE
		now be read at DATA (“0” means programmed).
	3.	Set				to “0”, BS2 to “1” and BS1 to “1”. The status of the Fuse High bits can
			OE
		now be read at DATA (“0” means programmed).
	4.	Set				to “0”, BS2 to “1” and BS1 to “0”. The status of the Extended Fuse bits
			OE
		can now be read at DATA (“0” means programmed).
	5.	Set				to “0”, BS2 to “0” and BS1 to “1”. The status of the Lock bits can now be
				OE
		read at DATA (“0” means programmed).
	6.	Set			to “1”.
			OE

289

2467B–09/01

Figure 139. Mapping Between BS1, BS2 and the Fuseand Lock Bits During Read

Fuse Low Byte	0

			0
			0
Extended Fuse byte	1
	BS2			DATA
				DATA


Lock bits	0

		1
			BS1


Fuse high byte	1

BS2

Reading the Signature Bytes The algorithm for reading the Signature bytes is as follows (refer to Programming the Flash for details on Command and Address loading):

1.A: Load Command “0000 1000”.

2.B: Load Address Low Byte ($00 - $02).

3.Set OE to “0”, and BS1 to “0”. The selected Signature byte can now be read at DATA.

4.Set OE to “1”.

Reading the Calibration Byte The algorithm for reading the Calibration byte is as follows (refer to Programming the Flash for details on Command and Address loading):

1.A: Load Command “0000 1000”.

2.B: Load Address Low Byte, $00.

3.Set OE to “0”, and BS1 to “1”. The Calibration byte can now be read at DATA.

4.Set OE to “1”.

Parallel Programming

Figure 140. Parallel Programming Timing, Including some General Timing

Characteristics

Requirements

tXLWL

XTAL1

tXHXL

Data & Contol

tDVXH

tXLDX

(DATA, XA0/1, BS1, BS2)

tBVPH

tPLBX

t BVWL

tWLBX

PAGEL

tPHPL

tWL WH

tPLWL

WLRL

RDY/BSY

tWLRH

290 ATmega128(L)

2467B–09/01

ATmega128(L)

Figure 141. Parallel Programming Timing, Loading Sequence with Timing

Requirements

LOAD ADDRESS

LOAD DATA

LOAD DATA LOAD DATA

LOAD ADDRESS

(LOW BYTE)

(HIGH BYTE)

(LOW BYTE)

t XLXH

tXLPH

tPLXH

XTAL1

BS1

PAGEL

DATA

ADDR0 (Low Byte)

DATA (Low Byte)

DATA (High Byte)

ADDR1 (Low Byte)

XA0

XA1

Note:

The timing requirements shown in Figure 140 (i.e. tDVXH, tXHXL, and tXLDX) also apply to

loading operation.

Figure 142. Parallel Programming Timing, Reading Sequence (Within the Same Page) with Timing Requirements

LOAD ADDRESS		READ DATA		READ DATA	LOAD ADDRESS
(LOW BYTE)		(LOW BYTE)		(HIGH BYTE)	(LOW BYTE)
	tXLOL
XTAL1
			tBHDV

BS1

tOLDV

tOHDZ

DATA

ADDR0 (Low Byte)

DATA (Low Byte)

DATA (High Byte)

ADDR1 (Low Byte)

XA0

XA1

Note: The timing requirements shown in Figure 140 (i.e. tDVXH, tXHXL, and tXLDX) also apply to

reading operation.
Table 127.	Parallel Programming Characteristics, VCC = 5 V ± 10%
Symbol	Parameter			Min	Typ	Max	Units

VPP	Programming Enable Voltage			11.5		12.5	V
IPP	Programming Enable Current					250	A
tDVXH	Data and Control Valid before XTAL1 High			67			ns
tXLXH	XTAL1 Low to XTAL1 High			200			ns
tXHXL	XTAL1 Pulse Width High			150			ns
tXLDX	Data and Control Hold after XTAL1 Low			67			ns
tXLWL	XTAL1 Low to		Low	0			ns
tXLWL	XTAL1 Low to	WR	Low	0			ns

291

2467B–09/01

<<< < Предыдущая 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 7374 / 8074 75 76 77 78 79 80 > Следующая >>>

Соседние файлы в папке datasheets

#
20.03.2015827.73 Кб35AT90S2313RUS.htm
#
20.03.20152.88 Mб44AT90USB82_162.pdf
#
20.03.20154.51 Mб71atmega128.pdf
#
20.03.20155.63 Mб90atmega16.pdf
#
20.03.201538.97 Кб32atmega8melkaya.bak
#
20.03.201539.88 Кб34atmega8melkaya.lay
#
20.03.20153.56 Mб49atmega_128.pdf
#
20.03.20154.86 Mб77atmega_48_88_168.pdf

Reading the Flash

Reading the EEPROM

Programming the Lock Bits The algorithm for programming the Lock bits is as follows (refer to “Programming the Flash” on page 285 for details on Command and Data loading):

Reading the Signature Bytes The algorithm for reading the Signature bytes is as follows (refer to Programming the Flash for details on Command and Address loading):

Reading the Calibration Byte The algorithm for reading the Calibration byte is as follows (refer to Programming the Flash for details on Command and Address loading):