
- •Features
- •Pin Configuration
- •Description
- •Block Diagram
- •Pin Descriptions
- •AVCC
- •Port A (PA7..PA0)
- •Port B (PB7..PB0)
- •XTAL1
- •XTAL2
- •Resources
- •AVR CPU Core
- •Architectural Overview
- •I/O Direct
- •Data Direct
- •Data Indirect with Displacement
- •Data Indirect
- •Memories
- •SRAM Data Memory
- •EEPROM Data Memory
- •EEPROM Read/Write Access
- •I/O Memory
- •Clock Systems and their Distribution
- •Clock Sources
- •Default Clock Source
- •Crystal Oscillator
- •External RC Oscillator
- •External Clock
- •Power-on Reset
- •External Reset
- •Brown-out Detection
- •Watchdog Reset
- •Idle Mode
- •Power-down Mode
- •Standby Mode
- •Analog to Digital Converter
- •Analog Comparator
- •Brown-out Detector
- •Internal Voltage Reference
- •Watchdog Timer
- •Port Pins
- •I/O Ports
- •Introduction
- •Configuring the Pin
- •Reading the Pin Value
- •Unconnected Pins
- •Alternate Port Functions
- •Alternate Functions of Port A
- •Alternate Functions Of Port B
- •Register Description for I/O Ports
- •Interrupts
- •Interrupt Vectors
- •Interrupt Handling
- •Interrupt Response Time
- •External Interrupt
- •Pin Change Interrupt
- •Timer/Counters
- •Timer/Counter0 Prescaler
- •Timer/Counter1 Prescaler
- •8-bit Timer/Counter0
- •8-bit Timer/Counter1
- •Timer/Counter1 in PWM Mode
- •Watchdog Timer
- •Overview
- •Register Descriptions
- •Functional Descriptions
- •Three-wire Mode
- •SPI Slave Operation Example
- •Two-wire Mode
- •Start Condition Detector
- •Alternative USI Usage
- •4-bit Counter
- •12-bit Timer/Counter
- •Software Interrupt
- •Analog Comparator
- •Analog to Digital Converter
- •Features
- •Operation
- •Changing Channel or Reference Selection
- •ADC Conversion Result
- •ADLAR = 0
- •ADLAR = 1
- •Fuse Bits
- •Latching of Fuses
- •Signature Bytes
- •Calibration Byte
- •Page Size
- •Signal Names
- •Parallel Programming
- •Enter Programming Mode
- •Chip Erase
- •Programming the Flash
- •Programming the EEPROM
- •Reading the Flash
- •Reading the EEPROM
- •Programming the Lock Bits
- •Reading the Signature Bytes
- •Reading the Calibration Byte
- •Serial Downloading
- •Data Polling Flash
- •Data Polling EEPROM
- •Electrical Characteristics
- •Absolute Maximum Ratings*
- •DC Characteristics
- •External Clock Drive Waveforms
- •External Clock Drive
- •ADC Characteristics
- •Active Supply Current
- •Idle Supply Current
- •Power-down Supply Current
- •Standby Supply Current
- •Pin Pull-up
- •Internal Oscillator Speed
- •Register Summary
- •Instruction Set Summary
- •Ordering Information
- •Packaging Information
- •Errata
- •ATtiny26 Rev. B/C/D
- •Table of Contents

Electrical Characteristics
Absolute Maximum Ratings*
Operating Temperature.................................. -55°C to +125°C |
*NOTICE: Stresses beyond those listed under “Absolute |
||||
|
|
|
|
|
Maximum Ratings” may cause permanent dam- |
Storage Temperature ..................................... -65°C to +150°C |
age to the device. This is a stress rating only and |
||||
|
|
|
|
|
functional operation of the device at these or |
Voltage on Any Pin except |
RESET |
|
other conditions beyond those indicated in the |
||
with Respect to Ground .............................-0.5V to VCC + 0.5V |
operational sections of this specification is not |
||||
Voltage on |
|
with Respect to Ground ....-0.5V to +13.0V |
implied. Exposure to absolute maximum rating |
||
RESET |
conditions for extended periods may affect |
||||
Maximum Operating Voltage ............................................ 6.0V |
device reliability. |
||||
|
|||||
DC Current per I/O Pin ............................................... 40.0 mA |
|
||||
DC Current VCC and GND Pins ................................ 200.0 mA |
|
||||
|
|
|
|
|
|
DC Characteristics
TA = -40°C to 85°C, VCC = 2.7V to 5.5V (unless otherwise noted)
Symbol |
Parameter |
|
|
Condition |
|
Min. |
|
Typ.(1) |
Max. |
Units |
||||
VIL |
Input Low Voltage |
|
|
Except XTAL1 pin and |
-0.5 |
|
|
0.2VCC |
V |
|||||
|
|
|
pins |
|
|
|
||||||||
|
|
RESET |
|
|
|
|||||||||
VIH |
Input High Voltage |
|
|
Except XTAL1 and |
0.6VCC |
(3) |
|
VCC +0.5 |
V |
|||||
|
|
RESET |
pins |
|
|
|
||||||||
VIL1 |
Input Low Voltage |
|
|
XTAL1 pin, External |
-0.5 |
|
|
0.1VCC |
V |
|||||
|
|
Clock Selected |
|
|
||||||||||
VIH1 |
Input High Voltage |
|
|
XTAL1 pin, External |
0.8VCC |
(3) |
|
VCC +0.5 |
V |
|||||
|
|
Clock Selected |
|
|
||||||||||
VIL2 |
Input Low Voltage |
|
|
|
|
|
pin |
|
-0.5 |
|
|
0.2VCC |
V |
|
RESET |
|
|
|
|||||||||||
|
|
|
|
|
|
|
|
|
|
(3) |
|
|
|
|
VIH2 |
Input High Voltage |
RESET pin |
|
0.9VCC |
VCC +0.5 |
V |
||||||||
|
|
|
||||||||||||
VIL3 |
Input Low Voltage |
|
|
|
|
|
pin as I/O |
-0.5 |
|
|
0.2VCC |
V |
||
|
RESET |
|
|
|||||||||||
|
|
|
|
|
|
|
|
|
|
(3) |
|
|
|
|
VIH3 |
Input High Voltage |
RESET pin as I/O |
0.6VCC |
VCC +0.5 |
V |
|||||||||
|
|
|||||||||||||
|
Output Low Voltage(4) |
|
|
I |
OL |
= 20 mA, V |
= 5V |
|
|
|
0.7 |
V |
||
VOL |
|
|
|
|
|
|
CC |
|
|
|
|
|
||
(Ports A, B) |
|
|
IOL = 10 mA, VCC = 3V |
|
|
|
0.5 |
V |
||||||
|
|
|
|
|
|
|||||||||
VOH |
Output High Voltage(5) |
|
|
IOH = -20 mA, VCC = 5V |
4.2 |
|
|
|
V |
|||||
(Ports A, B) |
|
|
IOH = -10 mA, VCC = 3V |
2.3 |
|
|
|
V |
||||||
|
|
|
|
|
|
|||||||||
IIL |
Input Leakage |
|
|
VCC = 5.5V, pin low |
|
|
|
1 |
µA |
|||||
Current I/O Pin |
|
|
(absolute value) |
|
|
|
||||||||
IIH |
Input Leakage |
|
|
VCC = 5.5V, pin high |
|
|
|
1 |
µA |
|||||
Current I/O Pin |
|
|
(absolute value) |
|
|
|
||||||||
RRST |
Reset Pull-up Resistor |
|
|
|
|
|
|
|
20 |
|
|
100 |
kΩ |
|
Rpu |
I/O Pin Pull-up Resistor |
|
|
|
|
|
|
|
20 |
|
|
100 |
kΩ |
128 ATtiny26(L)
1477J–AVR–06/07

ATtiny26(L)
TA = -40°C to 85°C, VCC = 2.7V to 5.5V (unless otherwise noted) |
(Continued) |
|
|
|
||||
Symbol |
Parameter |
Condition |
|
Min. |
|
Typ.(1) |
Max. |
Units |
|
|
Active 1 MHz, VCC = 3V |
|
|
|
0.70 |
|
mA |
|
|
(ATtiny26L) |
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Active 4 MHz, VCC = 3V |
|
|
|
2.5 |
6 |
mA |
|
|
(ATtiny26L) |
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Active 8 MHz, VCC = 5V |
|
|
|
8 |
15 |
mA |
|
|
(ATtiny26) |
|
|
|
|||
|
Power Supply Current |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
ICC |
Idle 1 MHz, VCC = 3V |
|
|
|
0.18 |
|
mA |
|
|
|
|
|
|
||||
|
(ATtiny26L) |
|
|
|
|
|||
|
|
|
|
|
|
|
||
|
|
Idle 4 MHz, VCC = 3V |
|
|
|
0.75 |
2 |
mA |
|
|
(ATtiny26L) |
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Idle 8 MHz, VCC = 5V |
|
|
|
3.5 |
7 |
mA |
|
|
(ATtiny26) |
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Power-down mode(6) |
WDT enabled, VCC = 3V |
|
|
|
7.5 |
15 |
µA |
|
WDT disabled, VCC = 3V |
|
|
|
0.3 |
3 |
µA |
|
|
|
|
|
|
||||
VACIO |
Analog Comparator |
VCC = 5V |
|
|
|
<10 |
40 |
mV |
Input Offset Voltage |
Vin = VCC/2 |
|
|
|
||||
|
|
|
|
|
|
|
||
IACLK |
Analog Comparator |
VCC = 5V |
|
-50 |
|
|
50 |
nA |
Input Leakage Current |
Vin = VCC/2 |
|
|
|
||||
|
|
|
|
|
|
|
||
tACID |
Analog Comparator |
VCC = 2.7V |
|
|
|
750 |
|
ns |
Propagation Delay |
VCC = 4.0V |
|
|
|
500 |
|
||
|
|
|
|
|
|
|||
Notes: 1. |
Typical value at 25°C |
|
|
|
|
|
|
|
2.“Max” means the highest value where the pin is guaranteed to be read as low
3.“Min” means the lowest value where the pin is guaranteed to be read as high
4.Although each I/O port can sink more than the test conditions (20mA at Vcc = 5V, 10 mA at Vcc = 3V) under steady state conditions (non-transient), the following must be observed:
1] The sum of all IOL, for all ports, should not exceed 400 mA.
2] The sum of all IOL, for port A0 - A7, should not exceed 300 mA. 3] The sum of all IOL, for ports B0 - B7 should not exceed 300 mA.
If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test condition.
5.Although each I/O port can source more than the test conditions (20 mA at VCC = 5V, 10 mA at VCC = 3V) under steady state conditions (non-transient), the following must be observed:
1] The sum of all IOH, for all ports, should not exceed 400 mA.
2] The sum of all IOH, for port A0 - A7, should not exceed 300 mA. 3] The sum of all IOH, for ports B0 - B7 should not exceed 300 mA.
If IOH exceeds the test condition, VOH may exceed the related specification. Pins are not guaranteed to source current greater than the listed test condition.
6.Minimum VCC for Power-down is 2.5V
129
1477J–AVR–06/07

External Clock Drive
Waveforms
External Clock Drive
Figure 70. External Clock Drive Waveforms
VIH1
VIL1
Table 63. External Clock Drive
|
|
VCC = 2.7 - 5.5V |
VCC = 4.5 - 5.5V |
|
||
Symbol |
Parameter |
Min |
Max |
Min |
Max |
Units |
|
|
|
|
|
|
|
1/tCLCL |
Oscillator Frequency |
0 |
8 |
0 |
16 |
MHz |
tCLCL |
Clock Period |
125 |
|
62.5 |
|
ns |
tCHCX |
High Time |
50 |
|
25 |
|
ns |
tCLCX |
Low Time |
50 |
|
25 |
|
ns |
tCLCH |
Rise Time |
|
1.6 |
|
0.5 |
μs |
tCHCL |
Fall Time |
|
1.6 |
|
0.5 |
μs |
|
Change in period from one clock |
|
2 |
|
2 |
|
tCLCL |
cycle to the next |
|
|
|
||
|
|
|
|
|
Table 64. External RC Oscillator, Typical Frequencies
R [kΩ](1) |
C [pF] |
f(2) |
33 |
22 |
650 kHz |
|
|
|
10 |
22 |
2.0 MHz |
|
|
|
Notes: 1. R should be in the range 3 kΩ - 100 kΩ, and C should be at least 20 pF. The C values given in the table includes pin capacitance. This will vary with package type.
2. The frequency will vary with package type and board layout.
130 ATtiny26(L)
1477J–AVR–06/07

ATtiny26(L)
ADC Characteristics
Table 65. |
ADC Characteristics, Single Ended Channels, TA = -40°C to 85°C |
|
|
|
|
|
Symbol |
Parameter |
Condition |
Min |
Typ |
Max |
Units |
|
|
|
|
|
|
|
|
Resolution |
Single Ended Conversion |
|
10 |
|
Bits |
|
|
|
|
|
|
|
|
|
Single Ended Conversion |
|
|
|
|
|
|
VREF = 4V, VCC = 4V |
|
1 |
|
LSB |
|
|
ADC clock = 200 kHz |
|
|
|
|
|
|
|
|
|
|
|
|
|
Single Ended Conversion |
|
|
|
|
|
|
VREF = 4V, VCC = 4V |
|
2 |
|
LSB |
|
Absolute Accuracy |
ADC clock = 1 MHz |
|
|
|
|
|
|
|
|
|
|
|
|
Single Ended Conversion |
|
|
|
|
|
|
(Including INL, DNL, Quantization Error, Gain |
|
|
|
|
|
|
VREF = 4V, VCC = 4V |
|
|
|
|
|
|
and Offset Error) |
|
1 |
|
LSB |
|
|
ADC clock = 200 kHz |
|
|
|||
|
|
|
|
|
|
|
|
|
Noise Reduction mode |
|
|
|
|
|
|
|
|
|
|
|
|
|
Single Ended Conversion |
|
|
|
|
|
|
VREF = 4V, VCC = 4V |
|
2 |
|
LSB |
|
|
ADC clock = 1 MHz |
|
|
||
|
|
|
|
|
|
|
|
|
Noise Reduction mode |
|
|
|
|
|
|
|
|
|
|
|
|
|
Single Ended Conversion |
|
|
|
|
|
Integral Non-Linearity (INL) |
VREF = 4V, VCC = 4V |
|
0.5 |
|
LSB |
|
|
ADC clock = 200 kHz |
|
|
|
|
|
|
|
|
|
|
|
|
|
Single Ended Conversion |
|
|
|
|
|
Differential Non-Linearity (DNL) |
VREF = 4V, VCC = 4V |
|
0.5 |
|
LSB |
|
|
ADC clock = 200 kHz |
|
|
|
|
|
|
|
|
|
|
|
|
|
Single Ended Conversion |
|
|
|
|
|
Gain Error |
VREF = 4V, VCC = 4V |
|
0.75 |
|
LSB |
|
|
ADC clock = 200 kHz |
|
|
|
|
|
|
|
|
|
|
|
|
|
Single Ended Conversion |
|
|
|
|
|
Offset error |
VREF = 4V, VCC = 4V |
|
0.5 |
|
LSB |
|
|
ADC clock = 200 kHz |
|
|
|
|
|
|
|
|
|
|
|
|
Clock Frequency |
|
50 |
|
1000 |
kHz |
|
|
|
|
|
|
|
|
Conversion Time |
|
13 |
|
260 |
µs |
|
|
|
|
|
|
|
AVCC |
Analog Supply Voltage |
|
VCC - 0.3(1) |
|
VCC + 0.3(2) |
V |
VREF |
Reference Voltage |
|
2.0 |
|
AVCC |
V |
VIN |
Input Voltage |
|
GND |
|
VREF |
V |
|
ADC Conversion Output |
|
0 |
|
1023 |
LSB |
|
|
|
|
|
|
|
|
Input Bandwidth |
|
|
38.5 |
|
kHz |
|
|
|
|
|
|
|
VINT |
Internal Voltage Reference |
|
2.4 |
2.7 |
2.9 |
V |
RREF |
Reference Input Resistance |
|
|
32 |
|
kΩ |
RAIN |
Analog Input Resistance |
|
|
100 |
|
MΩ |
Note: 1. |
Minimum for AVCC is 2.7V. |
|
|
|
|
|
2. Maximum for AVCC is 5.5V
131
1477J–AVR–06/07

|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Table 66. |
ADC Characteristics, Differential Channels, TA = -40°C to 85°C |
|
|
|
|
|||||
Symbol |
Parameter |
Condition |
Min |
Typ |
Max |
Units |
||||
|
|
|
|
|
|
|
||||
|
Resolution |
Gain = 1x |
|
|
10 |
Bits |
||||
|
|
|
|
|
|
|
|
|
|
|
|
Gain = 20x |
|
|
10 |
Bits |
|||||
|
|
|
|
|||||||
|
|
|
|
|
|
|
||||
|
|
Gain = 1x |
|
|
|
|
||||
|
|
VREF = 4V, VCC = 5V |
|
24 |
|
LSB |
||||
|
Absolute Accuracy |
ADC clock = 50 - 200 kHz |
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
Gain = 20x |
|
|
|
|
|||||
|
|
|
|
|
|
|||||
|
|
VREF = 4V, VCC = 5V |
|
27 |
|
LSB |
||||
|
|
ADC clock = 50 - 200 kHz |
|
|
|
|
||||
|
|
|
|
|
|
|
||||
|
|
Gain = 1x |
|
|
|
|
||||
|
Integral Non-Linearity (INL) |
VREF = 4V, VCC = 5V |
|
1.5 |
|
LSB |
||||
|
ADC clock = 50 - 200 kHz |
|
|
|
|
|||||
|
(Accuracy after Calibration for Offset and |
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
Gain = 20x |
|
|
|
|
|||||
|
Gain Error) |
|
|
|
|
|||||
|
VREF = 4V, VCC = 5V |
|
2 |
|
LSB |
|||||
|
|
|
|
|||||||
|
|
ADC clock = 50 - 200 kHz |
|
|
|
|
||||
|
|
|
|
|
|
|
||||
|
Gain Error |
Gain = 1x |
|
2 |
|
% |
||||
|
|
|
|
|
|
|
|
|
|
|
|
Gain = 20x |
|
2.5 |
|
% |
|||||
|
|
|
|
|||||||
|
|
|
|
|
|
|
||||
|
|
Gain = 1x |
|
|
|
|
||||
|
|
VREF = 4V, VCC = 5V |
|
4 |
|
LSB |
||||
|
Offset Error |
ADC clock = 50 - 200 kHz |
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
Gain = 20x |
|
|
|
|
|||||
|
|
|
|
|
|
|||||
|
|
VREF = 4V, VCC = 5V |
|
6 |
|
LSB |
||||
|
|
ADC clock = 50 - 200 kHz |
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
Clock Frequency |
|
|
|
|
|
50 |
|
200 |
kHz |
|
|
|
|
|
|
|
|
|
|
|
|
Conversion Time |
|
|
|
|
|
26 |
|
65 |
µs |
|
|
|
|
|
|
|
|
|
|
|
AVCC |
Analog Supply Voltage |
|
|
|
|
|
VCC - 0.3(1) |
|
VCC + 0.3(2) |
V |
VREF |
Reference Voltage |
|
|
|
|
|
2.0 |
|
AVCC - 0.5 |
V |
VIN |
Input Voltage |
|
|
|
|
|
GND |
|
VCC |
V |
VDIFF |
Input Differential Voltage |
|
|
|
|
|
0 |
|
VREF/Gain |
V |
|
ADC Conversion Output |
|
|
|
|
|
0 |
|
1023 |
LSB |
|
|
|
|
|
|
|
|
|
|
|
|
Input Bandwidth |
|
|
|
|
|
|
4 |
|
kHz |
|
|
|
|
|
|
|
|
|
|
|
VINT |
Internal Voltage Reference |
|
|
|
|
|
2.4 |
2.7 |
2.9 |
V |
RREF |
Reference Input Resistance |
|
|
|
|
|
|
32 |
|
kΩ |
RAIN |
Analog Input Resistance |
|
|
|
|
|
|
100 |
|
MΩ |
Notes: 1. Minimum for AVCC is 2.7V. 2. Maximum for AVCC is 5.5V.
132 ATtiny26(L)
1477J–AVR–06/07