ATmega16(L)
Overview
Block Diagram
The ATmega16 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega16 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.
Figure 2. |
Block Diagram |
|
|
PA0 - PA7 |
|
VCC |
|
|
|
PORTA DRIVERS/BUFFERS |
|
GND |
PORTA DIGITAL INTERFACE |
|
AVCC |
|
|
|
MUX & |
ADC |
|
ADC |
INTERFACE |
|
|
|
AREF |
|
|
|
PROGRAM |
STACK |
|
COUNTER |
POINTER |
|
PROGRAM |
SRAM |
|
FLASH |
|
|
|
|
|
INSTRUCTION |
GENERAL |
|
REGISTER |
|
|
PURPOSE |
|
|
|
REGISTERS |
|
|
X |
|
INSTRUCTION |
Y |
|
DECODER |
|
|
|
|
|
|
Z |
|
CONTROL |
|
|
LINES |
ALU |
|
AVR CPU |
STATUS |
|
REGISTER |
|
|
|
|
|
PROGRAMMING |
SPI |
|
LOGIC |
|
|
|
|
|
+ |
COMP. |
|
- |
INTERFACE |
|
PORTB DIGITAL INTERFACE |
|
|
PORTB DRIVERS/BUFFERS |
|
|
|
PB0 - PB7 |
|
PC0 - PC7 |
|
PORTC DRIVERS/BUFFERS |
|
|
PORTC DIGITAL INTERFACE |
|
|
TWI |
|
|
TIMERS/ |
OSCILLATOR |
|
COUNTERS |
|
|
|
|
|
INTERNAL |
|
|
OSCILLATOR |
|
|
|
|
XTAL1 |
WATCHDOG |
OSCILLATOR |
|
TIMER |
|
|
|
|
|
|
|
XTAL2 |
MCU CTRL. |
|
RESET |
& TIMING |
|
|
|
|
|
INTERRUPT |
INTERNAL |
|
CALIBRATED |
|
|
UNIT |
|
|
OSCILLATOR |
|
|
|
|
|
EEPROM |
|
|
USART |
|
|
PORTD DIGITAL INTERFACE
PORTD DRIVERS/BUFFERS
PD0 - PD7
3
2466P–AVR–08/07