Overview
The ATtiny13 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny13 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.
Block Diagram |
Figure 2. Block Diagram |
8-BIT DATABUS
|
|
|
|
|
CALIBRATED |
|
|
|
|
|
INTERNAL |
|
|
|
|
|
OSCILLATOR |
|
|
PROGRAM |
STACK |
WATCHDOG |
TIMING AND |
|
|
COUNTER |
POINTER |
TIMER |
CONTROL |
|
VCC |
|
|
|
|
|
|
|
|
MCU CONTROL |
|
|
|
PROGRAM |
SRAM |
REGISTER |
|
|
|
|
|
||
|
|
FLASH |
|
|
|
|
|
|
|
|
|
|
|
|
|
MCU STATUS |
|
|
|
|
|
REGISTER |
|
|
GND |
INSTRUCTION |
GENERAL |
|
|
|
|
REGISTER |
PURPOSE |
|
|
|
|
|
REGISTERS |
|
|
|
|
|
X |
|
|
|
|
INSTRUCTION |
Y |
TIMER/ |
|
|
|
DECODER |
Z |
COUNTER0 |
|
|
|
CONTROL |
ALU |
|
|
|
|
LINES |
|
|
|
|
|
|
|
|
|
|
|
|
STATUS |
INTERRUPT |
|
|
|
|
UNIT |
|
|
|
|
|
REGISTER |
|
|
|
|
|
|
|
|
|
|
PROGRAMMING |
|
DATA |
|
|
|
LOGIC |
|
EEPROM |
|
|
|
ANALOG COMPARATOR |
DATA REGISTER |
DATA DIR. |
ADC / |
|
|
|
PORT B |
REG.PORT B |
ANALOG COMPARATOR |
|
|
|
PORT B DRIVERS |
|
|
|
|
|
|
|
RESET |
|
|
|
PB0-PB5 |
|
|
2 |
ATtiny13 |
|
|
|
|
|
|
|
|
|
2535A–AVR–06/03 |