литература / AX309_UG
.pdf
AX309 Datasheet
11.1 SD
11.2 SD
|
|
11.2 SD |
|||
|
SD |
|
|
|
|
|
|
|
|
|
|
|
|
SD |
|||
|
|
|
|
|
|
|
|
|
|
FPGA |
|
|
SD_NCS |
|
|
N3 |
|
|
|
|
|
|
|
|
SD_DIN |
|
|
L5 |
|
|
SD_CLK |
|
|
M3 |
|
|
|
|
|
|
|
|
SD_DOUT |
|
|
L4 |
|
|
|
|
|
|
|
LED
4 LED 4 LED 12.1 FPGA0 LED 1 LED
|
|
21 / 31 |
Http://www.heijin.org |
AX309 Datasheet
12.1 LED
12.2 LED
|
|
12.2 |
4 LED |
|||
LED |
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
FPGA |
|
|
|
|
|
|
|
|
|
|
LED<0> |
|
|
P4 |
|
|
|
LED<1> |
|
|
N5 |
|
|
|
|
|
|
|
|
|
|
LED<2> |
|
|
P5 |
|
|
|
LED<3> |
|
|
M6 |
|
|
|
|
|
|
|
|
6 4 (KEY1~KEY4), (PROG RESET)
4 13.1
|
|
|
22 / 31 |
AX309 Datasheet
13.1 4
13.2 , Reset FPGA IO
FPGA CONFIG FPGA FPGA_PROGRAM_B FPGA
13.2 2
13.3
13.3 6
|
|
|
FPGA |
|
|
|
||
|
|
|
|
|
|
|
|
|
|
KEY1 |
|
|
C3 |
|
|
KEY 1 |
|
|
|
|
|
|
|
|
|
|
|
|
23 / 31 |
Http://www.heijin.org |
AX309 Datasheet
KEY2 |
D3 |
KEY 2 |
|
|
|
KEY3 |
E4 |
KEY 3 |
KEY4 |
E3 |
KEY 4 |
|
|
|
RESET |
L3 |
KEY6 |
PROG |
T2 |
KEY5 |
|
|
|
18 CMOS OV7670 OV5640TFT VGAOV7670 30W 640*480; OV5640 500W2592*1944
CMOS 14.1
14.1
14.2
|
|
14.2 |
|
|||
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
FPGA |
|
|
|
|
|
|
|
|
|
|
CMOS_SCLK |
|
|
K12 |
|
|
|
|
|
|
|
|
|
|
|
24 / 31 |
AX309 Datasheet
CMOS_SDAT |
L14 |
|
|
CMOS_VSYNC |
J13 |
CMOS_HREF |
K14 |
|
|
CMOS_PCLK |
J12 |
CMOS_XCLK |
J14 |
|
|
CMOS_D<7> |
G11 |
CMOS_D<6> |
H11 |
|
|
CMOS_D<5> |
H13 |
CMOS_D<4> |
G12 |
|
|
CMOS_D<3> |
F12 |
CMOS_D<2> |
H14 |
|
|
CMOS_D<1> |
F13 |
CMOS_D<0> |
G14 |
|
|
CMOS_RESET |
E12 |
CMOS_PWDN |
F14 |
|
|
段数码管比七段数码管多了一个“ ” 615.1
15.1
|
|
25 / 31 |
Http://www.heijin.org |
AX309 Datasheet
8 614 15.2 DIG[0..7] A,B,C,D,E,F,G,H(
DP) SEL[0..5]
15.2
15.3
15.3
|
|
|
26 / 31 |
AX309 Datasheet
|
|
|
FPGA |
|
|
|
||
|
|
|
|
|
|
|
|
|
|
DIG[0] |
|
|
C7 |
|
|
A |
|
|
DIG[1] |
|
E6 |
|
B |
|
||
|
|
|
|
|
|
|
||
|
DIG[2] |
|
|
C5 |
|
|
C |
|
|
DIG[3] |
|
F7 |
|
D |
|
||
|
|
|
|
|
|
|
||
|
DIG[4] |
|
|
D6 |
|
|
E |
|
|
DIG[5] |
|
E7 |
|
F |
|
||
|
|
|
|
|
|
|
||
|
DIG[6] |
|
|
D5 |
|
|
G |
|
|
DIG[7] |
|
C6 |
|
DP |
|
||
|
|
|
|
|
|
|
||
|
SEL[0] |
|
|
D8 |
|
|
|
|
|
SEL[1] |
|
E8 |
|
|
|
||
|
|
|
|
|
|
|
||
|
SEL[2] |
|
|
F9 |
|
|
|
|
|
SEL[3] |
|
F10 |
|
|
|
||
|
|
|
|
|
|
|
||
|
SEL[4] |
|
|
E10 |
|
|
|
|
|
SEL[5] |
|
D9 |
|
|
|
||
|
|
|
|
|
|
|
|
|
FPGA
CB1 , 16.1
16.1
|
|
27 / 31 |
Http://www.heijin.org |
AX309 Datasheet
16.2 FPGA
|
16.2 |
|
|
|
|
|
|
|
|
|
|
|
|
|
FPGA |
|
|
|
|
|
BUZZER |
|
J11 |
|
|
|
|
2 40 5V 1 3.3V 2 3 IO 34 IO IO IO FPGA
3.3V 5V FPGA 5V
FPGA 33 FPGAJ2,J3 17.1, 17.2
17.1 J2
|
|
|
28 / 31 |
AX309 Datasheet
17.2 J3
17.3 J2,J3 Pin1 Pin2 Pin39 Pin40
17.3 J2, J3
17.4 1,2PCB
|
|
29 / 31 |
Http://www.heijin.org |
AX309 Datasheet
17.4 J3
J2
|
|
|
FPGA |
|
|
|
FPGA |
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
1 |
|
|
GND |
|
|
2 |
|
|
VCC5V |
|
3 |
|
|
K16 |
4 |
|
|
K15 |
|
|||
|
|
|
|
|
|
|
|
|
|||
|
5 |
|
|
L16 |
|
|
6 |
|
|
K15 |
|
7 |
|
|
M15 |
8 |
|
|
M16 |
|
|||
|
|
|
|
|
|
|
|
|
|||
|
9 |
|
|
P16 |
|
|
10 |
|
|
N16 |
|
11 |
|
|
R16 |
12 |
|
|
P15 |
|
|||
|
|
|
|
|
|
|
|
|
|||
|
13 |
|
|
T15 |
|
|
14 |
|
|
R15 |
|
15 |
|
|
T14 |
16 |
|
|
R14 |
|
|||
|
|
|
|
|
|
|
|
|
|||
|
17 |
|
|
R12 |
|
|
18 |
|
|
T13 |
|
19 |
|
|
R9 |
20 |
|
|
T12 |
|
|||
|
|
|
|
|
|
|
|
|
|||
|
21 |
|
|
L8 |
|
|
22 |
|
|
T9 |
|
23 |
|
|
R7 |
24 |
|
|
T7 |
|
|||
|
|
|
|
|
|
|
|
|
|||
|
25 |
|
|
T5 |
|
|
26 |
|
|
T6 |
|
27 |
|
|
T4 |
28 |
|
|
R5 |
|
|||
|
|
|
|
|
|
|
|
|
|||
|
29 |
|
|
R1 |
|
|
30 |
|
|
R2 |
|
31 |
|
|
P2 |
32 |
|
|
M4 |
|
|||
|
|
|
|
|
|
|
|
|
|||
|
33 |
|
|
P6 |
|
|
34 |
|
|
N6 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
30 / 31 |