Table 14-6. Overriding Signals for Alternate Functions in PA[3:2]
Signal |
PA3/OC0A/PCINT3 |
PA4/ICP0/PCINT4 |
||
Name |
|
|
|
|
|
|
|
|
|
PUOE |
0 |
|
|
(1) |
RSTDISBL |
||||
PUOV |
0 |
1 |
|
|
|
|
|
|
|
DDOE |
0 |
|
|
(1) |
RSTDISBL |
||||
DDOV |
0 |
0 |
|
|
|
|
|
|
|
PVOE |
(OC0A Enable • REMAP) |
0 |
|
|
|
|
|
|
|
PVOV |
(OC0A • REMAP) |
0 |
|
|
|
|
|
|
|
PTOE |
0 |
0 |
|
|
|
|
|
|
|
DIEOE |
(PCINT3 • PCIE0) |
|
|
(1) + (PCINT2 • PCIE0) |
RSTDISBL |
||||
DIEOV |
PCINT3 • PCIE0 |
RSTDISBL • PCINT2 • PCIE0 |
||
|
|
|
|
|
DI |
PCINT3 Input |
|
PCINT2 input |
|
|
|
|
|
|
AIO |
- |
- |
|
|
|
|
|
|
|
Note:
1.RSTDISBL is 1 when the configuration bit is “0” (Programmed).
Table 14-7. Overriding Signals for Alternate Functions in PA[1:0]
Signal |
PA1/ADC1/AIN1/OC0B/PCINT1 |
PA0/ADC0/AIN0/CLKI/T0/PCINT0 |
||||||||
Name |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
PUOE |
0 |
|
|
|
|
EXT_CLOCK(1) |
||||
PUOV |
0 |
|
|
|
|
0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
DDOE |
0 |
|
|
|
|
EXT_CLOCK(1) |
||||
DDOV |
0 |
|
|
|
|
0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
PVOE |
(OC0B Enable • |
|
|
|
EXT_CLOCK(1) |
|||||
REMAP) |
||||||||||
PVOV |
(OC0B • |
|
|
|
0 |
|
|
|
|
|
REMAP) |
||||||||||
PTOE |
0 |
|
|
|
|
0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
DIEOE |
(PCINT1 • PCIE0) + ADC1D |
EXT_CLOCK(1) + (PCINT0 • PCIE0) + ADC0D |
||||||||
DIEOV |
PCINT1 • PCIE0 |
EXT_CLOCK(1)• |
|
+ |
|
(1)• PCINT0 • |
||||
PWR_DOWN) |
(EXT_CLOCK |
|||||||||
|
|
|
|
|
|
PCIE0) |
||||
|
|
|
|
|
|
|
|
|
|
|
DI |
PCINT1 Input |
CLKI/T0/PCINT0 Input |
||||||||
|
|
|
|
|
|
|
|
|
|
|
AIO |
ADC1/Analog Comparator Negative Input |
ADC0/Analog Comparator Positive Input |
||||||||
|
|
|
|
|
|
|
|
|
|
|
Note:
1.EXT_CLOCK is 1 when external clock is selected as main clock.
14.4.8.2.Alternate Functions of Port B
The Port B pins with alternate functions are shown in the table below:
Atmel ATtiny102 / ATtiny104 [DATASHEET] |
76 |
Atmel-42505D-ATtiny102-ATtiny104_Datasheet_Complete-10/2016
Table 14-8. Port B Pins Alternate Functions
Port Pin |
Alternate Functions |
|
PB[0] |
ADC4: ADC Input Channel 4 |
|
|
||
|
PCINT8: Pin Change Interrupt source 8 |
|
|
|
|
PB[1] |
ADC5: ADC Input Channel 5 |
|
|
||
|
OC0A: Timer/Counter0 Compare Match A Output (default |
|
|
location) |
|
|
PCINT9: Pin Change Interrupt source 9 |
|
|
INT0: External Interrupt 0 Source |
|
|
CLKO: System Clock Output |
|
|
|
|
PB[2] |
ADC6: ADC Input Channel 6 |
|
|
||
|
ICP0: Timer/Counter0 Input Capture Input (default |
|
|
location) |
|
|
TxD0: USART Output |
|
|
PCINT10: Pin Change Interrupt source 10 |
|
|
|
|
PB[3] |
ACO: AC Output |
|
|
||
|
ADC7: ADC Input Channel 7 |
|
|
T0: Timer/Counter0 Clock Source (alternative location) |
|
|
RxD0: USART Input |
|
|
PCINT11: Pin Change Interrupt source 11 |
|
|
|
The alternate pin configuration is as follows:
•PB[0] – ADC4/PCINT8
–ADC4: Analog to Digital Converter, Channel 4.
–PCINT8: Pin Change Interrupt source 8. The PB[0] pin can serve as an external interrupt source for pin change interrupt 1.
•PB[1] – ADC5/OC0A/PCINT9/INT0/CLKO
–ADC5: Analog to Digital Converter, Channel 5
–OC0A: Output Compare Match output. The PB[1] pin can serve as an external output for the Timer/Counter0 Compare Match A. The PB[1] pin has to be configured as an output (DDB0 set (one)) to serve this function. The OC0A pin is also the output pin for the PWM mode timer function.
–PCINT9: Pin Change Interrupt source 9. The PB[1] pin can serve as an external interrupt source for pin change interrupt 1.
–INT0: External Interrupt Request 0.
Atmel ATtiny102 / ATtiny104 [DATASHEET] |
77 |
Atmel-42505D-ATtiny102-ATtiny104_Datasheet_Complete-10/2016
–CLKO: System Clock Output. The system clock can be output on pin PB[1]. The system clock will be output if CKOUT bit is programmed, regardless of the PORTB2 and DDB2 settings.
•PB[2] – ADC6/ICP0/TxD0/PCINT10
–ADC6: Analog to Digital Converter, Channel 6.
–ICP0: Input Capture Pin. The PB[2] pin can act as an Input Capture pin for Timer/Counter0.
–PCINT10: Pin Change Interrupt source 10. The PB[2] pin can serve as an external interrupt source for pin change interrupt 1.
–TxD0: USART Output
•PB[3] – ACO/ADC7/T0/RXD0/PCINT3/RXD0
–ACO: AC Output
–ADC7: Analog to Digital Converter, Channel 7.
–T0: Timer/Counter0 counter source.
–PCINT11: Pin Change Interrupt source 11. The PB[3] pin can serve as an external interrupt source for pin change interrupt 1.
–RXD0: USART input
The following tables relate the alternate functions of Port B to the overriding signals shown in the figure of Alternate Port Functions.
Table 14-9. Overriding Signals for Alternate Functions in PB[3:2]
Signal |
|
PB3/ADC7/ACO/RxD0/T0/PCINT11 |
PB2/ADC6/TxD0/ICP0/PCINT10 |
|||||
Name |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
PUOE |
|
ACOE |
TxEN0 |
|||||
|
|
|
|
|
|
|
|
|
PUOV |
|
0 |
|
|
|
|
0 |
|
|
|
|
|
|
|
|
|
|
DDOE |
|
RxEN0 + |
|
• ACOE) |
TxEN0 |
|||
|
(RxEN0 |
|||||||
DDOV |
|
ACOE |
TxEN0 |
|||||
|
|
|
|
|
|
|
|
|
PVOE |
|
ACOE |
TxEN0 |
|||||
|
|
|
|
|
|
|
|
|
PVOV |
|
ACO • ACOE |
TxEN0• TXD0_OUT |
|||||
|
|
|
|
|
|
|
|
|
PTOE |
|
0 |
|
|
|
|
0 |
|
|
|
|
|
|
|
|
|
|
DIEOE |
|
(PCINT11 • PCIE1) + ADC7D |
(PCINT10 • PCIE1) + ADC6D |
|||||
|
|
|
|
|
|
|
|
|
DIEOV |
|
PCINT11• PCIE1 |
PCINT10 • PCIE1 |
|||||
|
|
|
|
|
|
|
|
|
DI |
|
RxD0/T0/PCINT11 Input |
ICP0/PCINT10 input |
|||||
|
|
|
|
|
|
|
|
|
AIO |
|
ADC7/ AC Output |
ADC6 |
|||||
|
|
|
|
|
|
|
|
|
Table 14-10. Overriding Signals for Alternate Functions in PB[1:0] |
|
|
||||||
|
|
|
|
|
|
|||
Signal |
PB1/ADC5/INT0/XCK0/CLKO/OC0A/PCINT9 |
|
PB0/ADC4/PCINT8 |
|||||
Name |
|
|
|
|
|
|
|
|
PUOE |
CKOUT(1) |
|
0 |
|||||
PUOV |
0 |
|
|
|
|
|
|
0 |
|
|
|
|
|
|
|||
DDOE |
CKOUT(1)+ (OC0A Enable • |
|
+ XCK0_MASTER |
|
0 |
|||
REMAP) |
||||||||
Atmel ATtiny102 / ATtiny104 [DATASHEET] |
78 |
Atmel-42505D-ATtiny102-ATtiny104_Datasheet_Complete-10/2016