1ESP32 Series Comparison
1ESP32 Series Comparison
1.1Nomenclature
ESP32 |
D 0 WD R2 H Q6 V3 |
&KLS UHYLVLRQ Y RU QHZHU
3DFNDJH
Q6 4)1 1 $ 4)1
+LJK WHPSHUDWXUH
,Q SDFNDJH PSRAM
R2: 2 MB PSRAM
&RQQHFWLRQ
:' :L )L E J Q %OXHWRRWK %OXHWRRWK /( GXDO PRGH
,Q SDFNDJH flash
0 1R LQ SDFNDJH ƊDVK 2 0% ƊDVK0% ƊDVK
&RUH
D/U 'XDO FRUH
S 6LQJOH FRUH
&KLS 6HULHV
Figure 1-1. ESP32 Series Nomenclature
1.2Comparison
Table 1-1. ESP32 Series Comparison
|
|
|
In-Package |
|
VDD_SDIO |
|
Ordering code1 |
Core |
Chip Revision2 |
Flash/PSRAM |
Package |
Voltage |
|
ESP32-D0WD-V3 |
Dual core |
v3.0/v3.14 |
— |
QFN 5*5 |
1.8 V/3.3 V |
|
ESP32-D0WDR2-V3 |
Dual core |
v3.0/v3.14 |
2 |
MB PSRAM |
QFN 5*5 |
3.3 V |
ESP32-U4WDH |
Dual core3 |
v3.0/v3.14 |
4 |
MB flash (80 MHz) |
QFN 5*5 |
3.3 V |
ESP32-D0WDQ6-V3 (NRND) |
Dual core |
v3.0/v3.14 |
— |
QFN 6*6 |
1.8 V/3.3 V |
|
ESP32-D0WD (NRND) |
Dual core |
v1.0/v1.15 |
— |
QFN 5*5 |
1.8 V/3.3 V |
|
ESP32-D0WDQ6 (NRND) |
Dual core |
v1.0/v1.15 |
— |
QFN 6*6 |
1.8 V/3.3 V |
|
ESP32-S0WD (NRND) |
Single core |
v1.0/v1.15 |
— |
QFN 5*5 |
1.8 V/3.3 V |
|
1All above chips support Wi-Fi b/g/n + Bluetooth/Bluetooth LE Dual Mode connection. For details on chip marking and packing, see Section 5 Packaging.
2The differences between ESP32 chip revisions and the way to distinguish the revisions used in each chip are described in ESP32 Series SoC Errata.
3 ESP32-U4WDH will be produced as dual-core instead of single core. See PCN-2021-021 for more details.
4 The chips will be produced with chip revision v3.1 inside. See PCN20220901 for more details.
5 The chips will be produced with chip revision v1.1 inside. See PCN20220901 for more details.
Espressif Systems |
11 |
ESP32 Series Datasheet v4.3 |
Submit Documentation Feedback