
- •Figure 1. STM32 value line Discovery board
- •1 Quick start
- •1.1 Getting started
- •1.2 System requirements
- •1.3 Development toolchains
- •1.4 Demonstration software
- •1.5 Order code
- •2 Hardware and layout
- •Figure 2. Hardware block diagram
- •Figure 3. Top layout
- •Figure 4. Bottom layout
- •2.1 STM32F100RBT6B microcontroller
- •Figure 5. STM32F100RBT6B package
- •Figure 6. STM32F100RBT6B block diagram
- •Figure 8. Discovery connections image
- •Figure 9. ST-Link connections image
- •2.3 Power supply and power selection
- •2.4 LEDs
- •2.5 Push buttons
- •2.7 Solder bridges
- •3 Extension connection
- •4 Mechanical drawing
- •Figure 10. STM32 value line Discovery
- •5 Electrical schematics
- •Figure 11. STM32 value line Discovery
- •Figure 12. STM32 value line MCU
- •Figure 13. Power 5V and 3V3
- •Figure 14. ST-Link (SWD only)
- •6 Revision history

UM0919 |
Hardware and layout |
|
|
2.1STM32F100RBT6B microcontroller
Figure 5. STM32F100RBT6B package
The STM32F100RBT6B 8-bit microcontroller offers:
128 Kbytes of Flash memory
8 Kbytes RAM
LQFP64 10 x 10 mm
This device provides the following benefits:
●Reduced system cost:
–Built-in POR, PDR, LVD, watchdog timer.
–Factory trimmed 8 MHz RC oscillator and 40 kHz for RTC and watchdog.
–On-chip 12-bit dual channel DAC with DMA support and output buffers.
●Perfect fit for control applications: Up to seven PWM 16-bit timers including advanced control timer for a total of 26 channels.
●Ideal for appliance control applications including induction cooking: Three independent PWM 16-bit timers with complementary output and dead-time generation.
●Reduced design complexity and minimized CPU, peripheral and memory use: Consumer electronics control (CEC) peripheral.
●Extensive connectivity capability: CEC, 400 kHz I²C, up to12 Mbit/s master and slave SPI, up to 3 Mbit/s USART.
●Achieves superior performance with 16-bit code density: ARM Cortex-M3 Thumb-2 32-bit instruction set and 7-channel DMA.
●Eases Flash memory integrity check: CRC (cyclic redundancy check) with DMA support.
For more information see the STM32F100xB datasheet (Doc ID 16455) on the ST website.
Doc ID 17217 Rev 2 |
7/24 |

Hardware and layout |
UM0919 |
|
|
Figure 6. STM32F100RBT6B block diagram
42!#%#,+ |
|
|
|
|
|
4RACE |
|
|
|
|
|
|
|
|
42!#%$; = |
40)* |
|
|
PBUS |
|
|
|
|
|
6$$ |
|
0OWER |
|
|
|
%4- |
|
CONTROLLER |
|
|
|
|
|
||||||
AS !& |
|
|
|
|
|
|
|
|
|
6$$ 66TO 6 |
||||
|
TRACE TRIGGER |
|
|
|
|
|
|
|
|
6OLTAGE REG |
||||
|
37*4!' |
|
|
|
|
|
|
|
|
|||||
.*4234 |
|
|
|
|
|
OBL |
|
|
|
|
66TO 6 |
633 |
||
|
|
|
|
|
|
|
|
|
|
|||||
*4$) |
|
|
|
)BUS |
|
|
&LASHA H+" |
|
|
|
|
|
||
#ORTEX - #05 |
|
&LASH INTERFACE |
|
|
|
|
|
|||||||
*4#+ 37#,+ |
|
|
|
BIT |
|
|
6$$ |
|
||||||
*4-3 37$)/ |
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|||
*4$/ |
|
|
|
$BUS |
|
|
|
|
|
|
|
|
||
FMAX -(Z |
|
|
|
|
|
|
0/2 |
3UPPLY |
|
|||||
AS !& |
|
|
|
|
|
|
|
.234 |
||||||
|
|
|
|
|
32!-! |
|
SUPERVISION |
|||||||
|
|
|
|
|
|
|
|
|
|
2ESET |
|
|
6$$! |
|
|
|
|
|
3YSTEM |
"USUMATRIX |
|
|
|
+" |
6$$! |
)NT |
0/2/ 0$2 |
||
|
|
|
|
|
|
|
633! |
|||||||
|
|
|
|
|
|
|
|
|
|
|
||||
|
.6)# |
|
|
|
|
|
|
2# (3 |
|
|
06$ |
|
||
|
|
'0 $-! |
|
|
|
|
|
2# ,3 |
6$$! |
|
||||
|
|
|
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
6$$ |
/3#?). |
|
|
CHANNELS |
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
84!, /3# |
/3#?/54 |
||
|
|
|
|
|
|
|
|
|
|
0,, |
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
-(Z |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2ESETS |
0#,+ |
|
)7$' |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
-(Z |
|
CLOCK |
0#,+ |
|
3TANDBY |
|
|
|
|
|
|
|
|
|
|
CONTROL |
(#,+ |
|
INTERFACE |
6"!4 6 TO 6 |
||
|
|
|
|
|
|
|
|
|
,+ |
|
|
|
||
|
%84 )4 |
|
|
|
|
|
|
|
|
6"!4 |
|
|||
!& |
|
|
|
|
|
|
|
|
|
|
|
|||
7+50 |
|
|
|
|
|
|
|
|
|
/3# ?). |
||||
|
|
|
|
|
MAX |
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
84!, K(Z |
|||
|
'0)/ PORTT! |
|
|
|
|
|
|
|
/3# ?/54 |
|||||
0!; = |
|
|
|
& |
|
|
|
|
|
|
||||
|
|
|
!("( |
|
|
|
|
|
"ACKUP |
|
||||
|
|
|
|
|
|
|
|
|
|
24# |
4!- 0%2 24# |
|||
0"; = |
'0)/ PORTT" |
|
|
|
|
|
|
!75 |
REGISTER |
|||||
|
|
|
|
|
|
!,!2- /54 |
||||||||
|
|
|
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
"ACKUPUINTERFACE |
|
||
0#; = |
'0)/ PORTT# |
|
|
|
|
|
|
|
|
|
|
CHANNELS |
||
|
|
|
|
|
|
!(" |
|
!(" |
|
|
4)- |
|||
0$; = |
|
|
|
|
|
|
|
|
AS !& |
|||||
'0)/ PORTT$ |
|
|
|
|
|
|
|
|||||||
|
|
!0" |
|
!0" |
|
|
|
|
CHANNELS |
|||||
|
|
|
|
|
|
|
|
|
|
|
|
4)- |
||
0%; = |
|
|
|
|
|
|
|
|
|
|
|
AS !& |
||
'0)/ PORTT% |
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
(Z |
4)- |
CHANNELS |
|
CHANNELS COMPL |
|
|
|
|
|
|
|
|
|
|
|
|
AS !& |
|
CHANNELNANDE"+). |
4)- |
|
|
|
|
|
|
|
|
- |
|
|
28 48 #43 243 |
|
|
|
|
|
|
|
|
|
|
53!24 |
|||||
AS !& |
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
#+ ASA!& |
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
CHANNEL COMPL |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
MAX |
53!24 |
28 48 #43 243 |
||
CHANNELNANDE"+). |
4)- |
|
|
|
|
|
|
|
|
|||||
AS !& |
|
|
|
|
|
|
|
|
|
|
& |
|
|
#+ AS !& |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
!0" |
|
|
|
|
CHANNEL COMPL |
|
|
|
|
(Z |
|
|
|
|
|
30) |
-/3) 3-)3/ |
||
4)- |
|
|
|
|
|
|
|
3#+ .33 AS.!& |
||||||
CHANNELNANDE"+). |
|
|
|
|
- |
|
|
|
|
|
|
|
|
|
AS !& |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
($-) #%# |
($-) #%# AS !& |
||
CHANNELS COMPL |
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
||
CHANNELS %42%AND |
4)- |
|
|
MAX |
|
|
|
|
|
|
|
|
|
|
"+). AS.!& |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
& |
|
|
|
|
|
|
) # |
3#, 3$! 3-"!3AS !& |
||
|
|
|
|
|
|
|
|
|
|
|
||||
-/3) 3-)3/ |
30) |
|
|
!0" |
|
|
|
|
|
|
) # |
|
||
3#+ .33 AS.!& |
|
|
|
|
|
77$' |
|
|
3#, 3$! 3-"!3AS !& |
|||||
28 48 #43 243 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
53!24 |
|
|
|
|
|
|
|
|
|
|
|
|
||
#+ AS !& |
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
4EMP SENSOR |
|
|
|
|
|
|
4)- |
|
)& |
BIT $!# |
$!# ?/545AS !& |
||
|
|
|
|
|
|
|
|
|
|
|
)& |
|
|
|
!$# CHANNELS |
BIT !$# |
)& |
|
|
|
|
|
4)- |
|
|
BIT $!# |
$!# ?/54 AS !& |
||
!$#?).X |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
62%& |
|
|
|
|
|
|
|
|
|
|
|
|
6$$! |
|
62%&n |
6$$! |
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
AI B |
8/24 |
Doc ID 17217 Rev 2 |

UM0919 |
Hardware and layout |
|
|
2.2Embedded ST-Link
The ST-Link programming and debugging tool is integrated on the STM32 value line Discovery. The embedded ST-Link can be used in 2 different ways:
●to program/debug the MCU on board
●to program/debug an MCU in another application board using a cable connected to SWD connector CN2.
|
For information about debugging and programming features refer to ST-Link UM0627. |
||
Note: |
UM0627 contains information about all the ST-Link features. Usage in this situation is |
||
|
restricted to STM32F devices and SWD support only (no JTAG). |
||
|
Figure 7. |
Typical configuration |
|
|
|
|
Hardware requirements: |
|
|
|
- USB cable type A to mini-B |
|
|
|
- Computer with Windows 2000, XP or Vista OS |
|
|
|
Development toolchain: |
|
|
|
- Atollic, TrueSTUDIO® |
|
|
|
- IAR, Embedded Workbench® for ARM |
|
|
|
- Keil, MDK-ARM |
|
|
|
|
|
Table 1. |
Jumper states |
|
|
|
|
|
|
|
Jumper state |
Description |
|
|
|
|
|
CN3 jumpers ON |
ST-Link functions enabled for on board programming (default) |
|
|
|
|
|
|
CN3 jumpers OFF |
ST-Link functions enabled for external application through CN2 |
|
|
connector (SWD supported). |
||
|
|
|
|
|
|
|
|
Doc ID 17217 Rev 2 |
9/24 |

Hardware and layout |
UM0919 |
|
|
2.2.1Using the ST-Link to program/debug the STM32 on board
To program the STM32 on board, simply plug in the two jumpers on CN3, but do not use the CN2 connector as that could disturb communication with the STM32F100RBT6B of the STM32 value line Discovery.
Figure 8. Discovery connections image
Jumpers on CN3
2.2.2Using the ST-Link to program/debug an external STM32 application
It is very easy to use the ST-Link to program the STM32 on an external application. You simply remove the 2 jumpers from CN3 and connect your application to the CN2 debug connector (as shown in Figure 9 and according to Table 2.).
Note: |
Only SWD is supported, not JTAG. |
|
||
|
Table 2. |
Debug connector CN2 (SWD) |
|
|
|
|
|
|
|
|
|
Pin |
CN2 |
Designation |
|
|
|
|
|
|
|
1 |
VDD_TARGET |
VDD from application |
|
|
|
|
|
|
|
2 |
SWCLK |
SWD clock |
|
|
|
|
|
|
|
3 |
GND |
Ground |
|
|
|
|
|
|
|
4 |
SWDIO |
SWD data input/output |
|
|
|
|
|
10/24 |
Doc ID 17217 Rev 2 |