- •1 Features
- •2 Applications
- •3 Description
- •Table of Contents
- •4 Revision History
- •5 Pin Configuration and Functions
- •6 Specifications
- •6.1 Absolute Maximum Ratings
- •6.2 ESD Ratings
- •6.3 Recommended Operating Conditions
- •6.4 Thermal Information
- •6.5 Electrical Characteristics
- •6.6 Switching Characteristics
- •6.7 Typical Characteristics
- •7 Detailed Description
- •7.1 Overview
- •7.2 Functional Block Diagram
- •7.3 Feature Description
- •7.3.1 Fault Detection and Protection
- •7.3.2 Short-Circuit and Overcurrent Protection
- •7.3.3 Short-to-Battery and Reverse Current Detection
- •7.3.4 Thermal Shutdown
- •7.3.5 Integrated Reverse-Polarity Protection
- •7.3.6 Integrated Inductive Clamp
- •7.3.7 Undervoltage Lockout
- •7.3.8 Enable (EN, EN1, and EN2)
- •7.3.9 Internal Voltage Regulator (VCC)
- •7.3.10 Current Sense Multiplexing
- •7.3.11 Adjustable Output Voltage (FB, FB1, and FB2)
- •7.4 Device Functional Modes
- •7.4.1 Operation With IN < 4.5 V
- •7.4.2 Operation With EN Control
- •8 Application and Implementation
- •8.1 Application Information
- •8.2 Typical Application
- •8.2.1 Design Requirements
- •8.2.2 Detailed Design Procedure
- •8.2.2.1 Input Capacitor
- •8.2.2.2 Output Capacitor
- •8.2.2.3 Current Sense Resistor Selection
- •8.2.2.4 Current-Limit Resistor Selection
- •8.2.3 Application Curves
- •9 Power Supply Recommendations
- •10 Layout
- •10.1 Layout Guidelines
- •10.2 Layout Example
- •11 Device and Documentation Support
- •11.1 Documentation Support
- •11.1.1 Related Documentation
- •11.2 Related Links
- •11.3 Receiving Notification of Documentation Updates
- •11.4 Community Resources
- •11.5 Trademarks
- •11.6 Electrostatic Discharge Caution
- •11.7 Glossary
- •12 Mechanical, Packaging, and Orderable Information
TPS7B7701-Q1, TPS7B7702-Q1
SLVSCE8C –JANUARY 2015–REVISED SEPTEMBER 2018 |
www.ti.com |
7.3.11 Adjustable Output Voltage (FB, FB1, and FB2)
Using an external resistor divider selects an output voltage between 1.5 V and 20 V. Use Table 2 to calculate the output voltage (VO). The recommended value for both R1 and R2 is less than 100 kΩ.
VO |
V(FB) u (R1 R2) |
|
R2 |
|
|
|
|
|
where |
|
|
|
• V(FB) = 1.233 V |
(1) |
OUT
R1
TPS7B770x-Q1
FB
R2
Figure 21. TPS7B770x-Q1 Output Voltage Setting Connection
The TPS7B770x-Q1 family of devices can also be used as a current-limited switch by connecting the FB pin to the GND pin.
7.4 Device Functional Modes
7.4.1 Operation With IN < 4.5 V
The maximum UVLO voltage is 4 V and the device operates at an input voltage above 4.5V. The device can also operate at lower input voltage. No minimum UVLO voltage is specified. At an input voltage below the actual UVLO voltage, the device does not operate.
7.4.2 Operation With EN Control
The threshold of EN rising edge is 2 V (maximum). With the EN pin held above that voltage and the input voltage above 4.5 V, the device becomes active. The EN falling edge is 0.7 V (minimum). Holding the EN pin below that voltage disables the device which therefore reduces the quiescent current of the device.
14 |
Submit Documentation Feedback |
Copyright © 2015–2018, Texas Instruments Incorporated |
Product Folder Links: TPS7B7701-Q1 TPS7B7702-Q1
