Table 13-26. Overriding Signals for Alternate Functions in PH3:PH0
Signal Name |
PH3/OC4A |
PH2/XCK2 |
PH1/TXD2 |
PH0/RXD2 |
|
|
|
|
|
|
|
PUOE |
0 |
0 |
TXEN2 |
RXEN2 |
|
|
|
|
|
|
|
PUOV |
0 |
0 |
0 |
PORTH0 • PUD |
|
|
|
|
|
|
|
DDOE |
0 |
XCK2 OUTPUT |
TXEN2 |
RXEN2 |
|
ENABLE |
|||||
|
|
|
|
||
|
|
|
|
|
|
DDOV |
0 |
1 |
1 |
0 |
|
|
|
|
|
|
|
PVOE |
OC4A ENABLE |
XCK2 OUTPUT |
TXEN2 |
0 |
|
ENABLE |
|||||
|
|
|
|
||
|
|
|
|
|
|
PVOV |
OC4A |
XCK2 |
TXD2 |
0 |
|
|
|
|
|
|
|
PTOE |
– |
– |
– |
– |
|
|
|
|
|
|
|
DIEOE |
0 |
0 |
0 |
0 |
|
|
|
|
|
|
|
DIEOV |
0 |
0 |
0 |
0 |
|
|
|
|
|
|
|
DI |
0 |
XC2K INPUT |
0 |
RXD2 |
|
|
|
|
|
|
|
AIO |
– |
– |
– |
– |
|
|
|
|
|
|
13.3.9Alternate Functions of Port J
The Port J alternate pin configuration is as follows:
Table 13-27. Port J Pins Alternate Functions
Port Pin |
Alternate Function |
|
|
PJ7 |
– |
|
|
PJ6 |
PCINT15 (Pin Change Interrupt 15) |
|
|
PJ5 |
PCINT14 (Pin Change Interrupt 14) |
|
|
PJ4 |
PCINT13 (Pin Change Interrupt 13) |
|
|
PJ3 |
PCINT12 (Pin Change Interrupt 12) |
|
|
PJ2 |
XCK3/PCINT11 (USART3 External Clock or Pin Change Interrupt 11) |
|
|
PJ1 |
TXD3/PCINT10 (USART3 Transmit Pin or Pin Change Interrupt 10) |
|
|
PJ0 |
RXD3/PCINT9 (USART3 Receive Pin or Pin Change Interrupt 9) |
|
|
• PCINT15:12 - Port J, Bit 6:3
PCINT15:12, Pin Change Interrupt Source 15:12. The PJ6:3 pins can serve as External Interrupt Sources.
• XCK2/PCINT11 - Port J, Bit 2
XCK2, USART 2 External Clock. The Data Direction Register (DDJ2) controls whether the clock is output (DDJ2 set) or input (DDJ2 cleared). The XCK2 pin is active only when the USART2 operates in synchronous mode.
PCINT11, Pin Change Interrupt Source 11. The PJ2 pin can serve as External Interrupt Sources.
• TXD3/PCINT10 - Port J, Bit 1
TXD3, USART3 Transmit pin.
PCINT10, Pin Change Interrupt Source 10. The PJ1 pin can serve as External Interrupt Sources.
ATmega640/V-1280/V-1281/V-2560/V-2561/V [DATASHEET] |
90 |
2549Q–AVR–02/2014
• RXD3/PCINT9 - Port J, Bit 0
RXD3, USART3 Receive pin. Receive Data (Data input pin for the USART3). When the USART3 Receiver is enabled, this pin is configured as an input regardless of the value of DDJ0. When the USART3 forces this pin to be an input, a logical one in PORTJ0 will turn on the internal pull-up.
PCINT9, Pin Change Interrupt Source 9. The PJ0 pin can serve as External Interrupt Sources.
Table 13-28 on page 92 and Table 13-29 on page 92 relates the alternate functions of Port J to the overriding signals shown in Figure 13-5 on page 73.
ATmega640/V-1280/V-1281/V-2560/V-2561/V [DATASHEET] |
91 |
2549Q–AVR–02/2014
Table 13-28. Overriding Signals for Alternate Functions in PJ7:PJ4
Signal Name |
PJ7 |
PJ6/ PCINT15 |
PJ5/ PCINT14 |
PJ4/ PCINT13 |
|
|
|
|
|
PUOE |
0 |
0 |
0 |
0 |
|
|
|
|
|
PUOV |
0 |
0 |
0 |
0 |
|
|
|
|
|
DDOE |
0 |
0 |
0 |
0 |
|
|
|
|
|
DDOV |
0 |
0 |
0 |
0 |
|
|
|
|
|
PVOE |
0 |
0 |
0 |
0 |
|
|
|
|
|
PVOV |
0 |
0 |
0 |
0 |
|
|
|
|
|
PTOE |
- |
- |
- |
- |
|
|
|
|
|
DIEOE |
0 |
PCINT15·PCIE1 |
PCINT14·PCIE1 |
PCINT13·PCIE1 |
|
|
|
|
|
DIEOV |
0 |
1 |
1 |
1 |
|
|
|
|
|
DI |
0 |
PCINT15 INPUT |
PCINT14 INPUT |
PCINT13 INPUT |
|
|
|
|
|
AIO |
- |
- |
- |
- |
|
|
|
|
|
Table 13-29. Overriding Signals for Alternate Functions in PJ3:PJ0
Signal Name |
PJ3/PCINT12 |
PJ2/XCK3/PCINT11 |
PJ1/TXD3/PCINT10 |
PJ0/RXD3/PCINT9 |
||
|
|
|
|
|
||
PUOE |
0 |
0 |
TXEN3 |
RXEN3 |
||
|
|
|
|
|
|
|
PUOV |
0 |
0 |
0 |
|
|
|
PORTJ0·PUD |
|
|||||
|
|
|
|
|
||
DDOE |
0 |
XCK3 OUTPUT |
TXEN3 |
RXEN3 |
||
|
|
ENABLE |
|
|
|
|
|
|
|
|
|
|
|
DDOV |
0 |
1 |
1 |
0 |
|
|
|
|
|
|
|
|
|
PVOE |
0 |
XCK3 OUTPUT |
TXEN3 |
0 |
|
|
|
|
ENABLE |
|
|
|
|
|
|
|
|
|
|
|
PVOV |
0 |
XCK3 |
TXD3 |
0 |
|
|
|
|
|
|
|
|
|
PTOE |
- |
- |
- |
- |
|
|
|
|
|
|
|
||
DIEOE |
PCINT12·PCIE1 |
PCINT11·PCIE1 |
PCINT10·PCIE1 |
PCINT9·PCIE1 |
||
|
|
|
|
|
|
|
DIEOV |
1 |
1 |
1 |
1 |
|
|
|
|
|
|
|
||
DI |
PCINT12 INPUT |
PCINT11 INPUT |
PCINT10 INPUT |
PCINT9 INPUT RXD3 |
||
|
|
XCK3 INPUT |
|
|
|
|
|
|
|
|
|
|
|
AIO |
- |
- |
- |
- |
|
|
|
|
|
|
|
|
|
13.3.10Alternate Functions of Port K
The Port K alternate pin configuration is as follows:
Table 13-30. Port K Pins Alternate Functions
Port Pin |
Alternate Function |
|
|
PK7 |
ADC15/PCINT23 (ADC Input Channel 15 or Pin Change Interrupt 23) |
|
|
PK6 |
ADC14/PCINT22 (ADC Input Channel 14 or Pin Change Interrupt 22) |
|
|
PK5 |
ADC13/PCINT21 (ADC Input Channel 13 or Pin Change Interrupt 21) |
|
|
ATmega640/V-1280/V-1281/V-2560/V-2561/V [DATASHEET] |
92 |
2549Q–AVR–02/2014
Table 13-30. Port K Pins Alternate Functions (Continued)
Port Pin |
|
Alternate Function |
|
|
|
PK4 |
ADC12/PCINT20 |
(ADC Input Channel 12 or Pin Change Interrupt 20) |
|
|
|
PK3 |
ADC11/PCINT19 |
(ADC Input Channel 11 or Pin Change Interrupt 19) |
|
|
|
PK2 |
ADC10/PCINT18 |
(ADC Input Channel 10 or Pin Change Interrupt 18) |
|
|
|
PK1 |
ADC9/PCINT17 |
(ADC Input Channel 9 or Pin Change Interrupt 17) |
|
|
|
PK0 |
ADC8 /PCINT16 (ADC Input Channel 8 or Pin Change Interrupt 16) |
|
|
|
|
• ADC15:8/PCINT23:16 – Port K, Bit 7:0
ADC15:8, Analog to Digital Converter, Channel 15 - 8.
PCINT23:16, Pin Change Interrupt Source 23:16. The PK7:0 pins can serve as External Interrupt Sources.
Table 13-31. Overriding Signals for Alternate Functions in PK7:PK4
Signal Name |
PK7/ADC15/PCINT23 |
PK6/ADC14/PCINT22 |
PK5/ADC13/PCINT21 |
PK4/ADC12/PCINT20 |
|
|
|
|
|
PUOE |
0 |
0 |
0 |
0 |
|
|
|
|
|
PUOV |
0 |
0 |
0 |
0 |
|
|
|
|
|
DDOE |
0 |
0 |
0 |
0 |
|
|
|
|
|
DDOV |
0 |
0 |
0 |
0 |
|
|
|
|
|
PVOE |
0 |
0 |
0 |
0 |
|
|
|
|
|
PVOV |
0 |
0 |
0 |
0 |
|
|
|
|
|
PTOE |
– |
– |
– |
– |
|
|
|
|
|
DIEOE |
PCINT23 • PCIE2 |
PCINT22 • PCIE2 |
PCINT21 • PCIE2 |
PCINT20 • PCIE2 |
|
|
|
|
|
DIEOV |
1 |
1 |
1 |
1 |
|
|
|
|
|
DI |
PCINT23 INPUT |
PCINT22 INPUT |
PCINT21 INPUT |
PCINT20 INPUT |
|
|
|
|
|
AIO |
ADC15 INPUT |
ADC14 INPUT |
ADC13 INPUT |
ADC12 INPUT |
|
|
|
|
|
Table 13-32. Overriding Signals for Alternate Functions in PK3:PK0
Signal Name |
PK3/ADC11/PCINT19 |
PK2/ADC10/PCINT18 |
PK1/ADC9/PCINT17 |
PK0/ADC8/PCINT16 |
|
|
|
|
|
PUOE |
0 |
0 |
0 |
0 |
|
|
|
|
|
PUOV |
0 |
0 |
0 |
0 |
|
|
|
|
|
DDOE |
0 |
0 |
0 |
0 |
|
|
|
|
|
DDOV |
0 |
0 |
0 |
0 |
|
|
|
|
|
PVOE |
0 |
0 |
0 |
0 |
|
|
|
|
|
PVOV |
0 |
0 |
0 |
0 |
|
|
|
|
|
PTOE |
– |
– |
– |
– |
|
|
|
|
|
DIEOE |
PCINT19 • PCIE2 |
PCINT18 • PCIE2 |
PCINT17 • PCIE2 |
PCINT16 • PCIE2 |
|
|
|
|
|
DIEOV |
1 |
1 |
1 |
1 |
|
|
|
|
|
DI |
PCINT19 INPUT |
PCINT18 INPUT |
PCINT17 INPUT |
PCINT16 INPUT |
|
|
|
|
|
AIO |
ADC11 INPUT |
ADC10INPUT |
ADC9 INPUT |
ADC8 INPUT |
|
|
|
|
|
ATmega640/V-1280/V-1281/V-2560/V-2561/V [DATASHEET] |
93 |
2549Q–AVR–02/2014