- •1. General Description
- •2. Features
- •3. Table of Contents
- •4. Block Diagram
- •5. Pin Configurations and Functions
- •■ Pin Configurations
- •■ Pin Functions
- •■ Handling of Unused Pin
- •6. Absolute Maximum Ratings
- •7. Recommended Operating Conditions
- •8. Electrical Characteristics
- •■ Analog Characteristics
- •■ DSD Mode
- •■ Sharp Roll-Off Filter Characteristics
- •■ Slow Roll-Off Filter Characteristics
- •■ Short Delay Sharp Roll-Off Filter Characteristics
- •■ Short Delay Slow Roll-Off Filter Characteristics
- •■ Low Dispersion Short Delay Filter Characteristics
- •■ DSD Filter Characteristics
- •■ DC Characteristics
- •■ Switching Characteristics
- •■ Timing Diagram
- •9. Functional Descriptions
- •■ D/A Conversion Mode (PCM Mode, DSD Mode, EXDF Mode)
- •■ D/A Conversion Mode Switching Timing
- •■ System Clock
- •[1] PCM Mode
- •(1) Pin Control Mode (PSN pin = “H”)
- •(2) Register Control Mode (PSN pin = “L”)
- •[2] DSD Mode (Register Control Mode only)
- •[3] External Digital Filter Mode (EXDF Mode; Register Control mode only)
- •■ Audio Interface Format
- •(2) Data Slot Selection Function
- •[2] DSD Mode (Register Control Mode only)
- •[3] External Digital Filter Mode (EXDF mode; Register Control Mode only)
- •■ Digital Filter
- •■ De-emphasis Filter (PCM)
- •■ Output Volume (PCM, DSD and EXDF Modes; Register Control Mode only)
- •■ Gain Adjustment Function (PCM, DSD and EXDF Modes; Register Control Mode only)
- •■ Zero Detection (PCM, DSD and EXDF Modes; Register Control Mode only)
- •■ LR Channel Output Signal Select, Phase Inversion Function (PCM, DSD and EXDF Modes)
- •■ Sound Quality Adjustment Function (PCM, DSD, EXDF; Register Control Mode only)
- •■ DSD Signal Full-Scale (FS) Detection
- •■ Soft Mute Operation (PCM, DSD, EXDF)
- •■ Shutdown Switch
- •■ Analog Output Overcurrent Protection
- •■ Power Up/Down Function
- •■ Power-OFF/Reset Function
- •[1] Power ON/OFF by MCLK Clock
- •[2] Power ON/OFF by PW bit
- •[3] Reset by RSTN bit
- •■ Synchronize Function (PCM, EXDF)
- •■ Register Control Interface
- •■ Register Map
- •■ Register Definitions
- •10. Recommended External Circuits
- •11. Package
- •■ Outline Dimensions (48-pin LQFP)
- •■ Material & Terminal Finish
- •■ Marking
- •12. Ordering Guide
- •■ Ordering Guide
- •13. Revision History
- •IMPORTANT NOTICE
[AK4493]
■ Timing Diagram
MCLK |
|
|
|
1/fCLK |
|
|
|||||||||||
|
|
|
|
||||||||||||||
|
|
|
|||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VIH |
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
VIL |
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tCLKH |
|
|
|
|
tCLKL |
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
dCLK=tCLKH x fCLK, tCLKL x fCLK |
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
1/fs
VIH
VIL
LRCK
tLRH |
tLRL |
tBCK
VIH
BICK
VIL
tBCKH |
tBCKL |
tWCK
VIH
WCK
VIL
tWCKH |
tWCKL |
tB
VIH
BCK
VIL
tBH |
|
tBL |
|
|
|
Figure 13. Clock Timing
017012230-E-00 |
2017/12 |
|
- 30 - |
[AK4493]
VIH
LRCK
VIL
tBLR tLRB
VIH
BICK
VIL
tSDS tSDH
VIH
SDATA
VIL
Figure 14. Audio Interface Timing (PCM Mode)
VIH
WCK
VIL
tBW |
tWB |
VIH
BCK
VIL
tDS |
tDH |
DINL |
VIH |
|
|
DINR |
VIL |
|
Figure 15. Audio Interface Timing (External Digital Filter I/F Mode)
017012230-E-00 |
2017/12 |
|
- 31 - |
[AK4493]
|
tDCK |
|
tDCKL |
tDCKH |
|
DCLK |
VIH |
|
VIL |
||
|
||
tDDD |
|
|
DSDL |
VIH |
|
DSDR |
VIL |
|
|
||
tDDD |
|
|
DSDL |
VIH |
|
DSDR |
VIL |
|
|
||
DSD Audio Interface Timing (DSD64, DSD128, DSD256 Mode) |
||
|
tDCK |
|
tDCKL |
tDCKH |
|
DCLK |
VIH |
|
VIL |
||
|
||
tDDS |
tDDH |
|
DSDL |
VIH |
|
DSDR |
VIL |
|
|
||
DSD Audio Interface Timing (DSD512 Mode)
Figure 16. Audio Interface Timing (DSD Normal Mode, DCKB bit = “0”)
|
tDCK |
|
|
tDCKL |
tDCKH |
DCLK |
|
VIH |
|
VIL |
|
|
|
|
tDDD |
tDDD |
|
DSDL |
|
VIH |
DSDR |
|
VIL |
|
|
|
tDDD |
tDDD |
|
DSDL |
VIH |
DSDR |
VIL |
|
Figure 17. Audio Interface Timing (DSD Phase Modulation Mode, DCKB bit = “0”)
017012230-E-00 |
2017/12 |
- 32 -
[AK4493]
VIH
CSN
VIL
tCSS |
tCCKL tCCKH |
tCCK |
|
VIH
CCLK
VIL
|
tCDS |
tCDH |
|
|
|
|
|
|
VIH |
CDTI |
C1 |
C0 |
R/W |
A4 |
|
|
|
|
VIL |
Figure 18. WRITE Command Input Timing
|
|
|
|
|
|
|
tCSW |
|||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VIH |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
CSN |
|
|
|
|
|
|
|
|
|
|
|
|
|
VIL |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tCSH |
|||||
VIH
CCLK
VIL
|
|
|
|
|
|
|
|
|
|
VIH |
CDTI |
D3 |
|
D2 |
|
D1 |
|
D0 |
|||
|
|
|
|
|
|
|
|
|
|
VIL |
|
|
|
|
|
|
|
|
|
|
|
Figure 19. WRITE Data Input Timing
017012230-E-00 |
2017/12 |
|
- 33 - |
[AK4493]
SDA |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tBUF |
|
|
|
tLOW |
|
|
tR |
|
|
|
|
|
tHIGH |
|
tF |
|
|
|
||||||||||||||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
SCL |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tHD:STA |
|
|
tHD:DAT |
|
|
|
|
|
|
tSU:DAT tSU:STA |
|||||||||||||||||||||||||||||||||||||
|
Stop Start |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Start |
|||||||||||||||
VIH |
VIL |
tSP |
VIH |
VIL |
tSU:STO |
Stop |
Figure 20. I2C Bus Mode Timing
tAPD tRPD
PDN
VIL
Figure 21. Power Down & Reset Timing
017012230-E-00 |
2017/12 |
|
- 34 - |
