Добавил:

Adamant Студент, если у тебя есть завалявшиеся работы, то не стесняйся, загрузи их на СтудентФайлс! Опубликованный материал нарушает ваши авторские права? Сообщите нам.

Вуз:

Петербургский государственный университет путей сообщения им. императора Александра I

Предмет:

Электропитание и электроснабжение нетяговых потребителей

Файл:

Стабилизатор / AK4493EQ.pdf

Скачиваний:

Добавлен:

16.07.2022

Размер:

2.05 Mб

Скачать

☆

<<< < Предыдущая 1 2 3 4 5 6 7 8 9 10 11 1213 / 2413 14 15 16 17 18 19 20 21 22 23 24 > Следующая >>>

[AK4493]

■ Audio Interface Format

[1]PCM Mode

(1)Input Data Format

Data is shifted in via the SDATA pin using BICK and LRCK inputs. Eight data formats are supported and selected by the DIF2-0 pins (Pin Control Mode) or DIF[2:0] bits (Register Control Mode) as shown in Table 22. In all formats the serial data is MSB first, 2's compliment format and is read on the rising edge of BICK. Mode 2 can be used for 20-bit and 16-bit MSB justified formats by zeroing the unused LSBs.

Normal Mode (TDM[1:0] bits = “00” in Register Control mode, fixed configuration in Pin Control mode)

2ch Data is shifted in via the SDATA pin using BICK and LRCK inputs. Eight data formats are supported and selected by the DIF2-0 pins (Pin Control Mode) or DIF[2:0] bits (Register Control Mode) as shown in Table 22. In all formats the serial data is MSB first, 2's compliment format and is read on the rising edge of BICK. Mode 6 can be used for 24-bit, 20-bit and 16-bit MSB justified formats by zeroing the unused LSBs.

TDM128 Mode (TDM[1:0] bits = “01”, Register Control Mode only)

4ch Data is shifted in via the SDATA pin using BICK and LRCK inputs. Data slot can be selected by SDS[2:0] bits (Table 23). BICK is fixed to 128fs. Six data formats are supported and selected by the DIF[2:0] bits, as shown in Table 22. In all formats the serial data is MSB first, 2's compliment format and is read on the rising edge of BICK.

TDM256 Mode (TDM[1:0] bits = “10”, Register Control Mode only)

8ch Data is shifted in via the SDATA pin using BICK and LRCK inputs. Data slot can be selected by SDS[2:0] bits (Table 23). BICK is fixed to 256fs. Six data formats are supported and selected by the DIF[2:0] bits, as shown in Table 22. In all formats the serial data is MSB first, 2's compliment format and is read on the rising edge of BICK.

TDM512 Mode (TDM[1:0] bits = “11”, Register Control Mode only)

16ch Data is shifted in via the SDATA pin using BICK and LRCK inputs. Data slot can be selected by SDS[2:0] bits (Table 23). BICK is fixed to 512fs. Six data formats are supported and selected by the DIF[2:0] bits, as shown in Table 22. In all formats the serial data is MSB first, 2's compliment format and is read on the rising edge of BICK.

017012230-E-00	2017/12
	- 45 -

										[AK4493]
				Table 22. Audio Interface Format (PCM mode)
Mode		TDM1	TDM0	DIF2	DIF1	DIF0	SDATA Format	LRC	BICK	Figure
		bit	bit					K
	0			0	0	0	16-bit LSB justified	H/L	32fs	Figure 25
	1			0	0	1	20-bit LSB justified	H/L	40fs	Figure 26
	2			0	1	0	24-bit MSB justified	H/L	48fs	Figure 27
Normal	3			0	1	1	16-bit I2S compatible	L/H	32fs	Figure 28
Normal	3	0	0	0	1	1	24-bit I2S compatible	L/H	48fs	Figure 28
(Note 44)
(Note 44)	4			1	0	0	24-bit LSB justified	H/L	48fs	Figure 26
	4			1	0	0	24-bit LSB justified	H/L	48fs	Figure 26
	5			1	0	1	32-bit LSB justified	H/L	64fs	Figure 29
	6			1	1	0	32-bit MSB justified	H/L	64fs	Figure 30	(default)
	7			1	1	1	32-bit I2S compatible	L/H	64fs	Figure 31
	8			0	1	0	24-bit MSB justified	H/L	128fs	Figure 32
	9			0	1	1	24-bit I2S compatible	L/H	128fs	Figure 33
TDM128	10	0	1	1	0	0	24-bit LSB justified	H/L	128fs	Figure 34
TDM128	11	0	1	1	0	1	32-bit LSB justified	H/L	128fs	Figure 32
	11			1	0	1	32-bit LSB justified	H/L	128fs	Figure 32
	12			1	1	0	32-bit MSB justified	H/L	128fs	Figure 32
	13			1	1	1	32-bit I2S compatible	L/H	128fs	Figure 33
	14			0	1	0	24-bit MSB justified	H/L	256fs	Figure 35
	15			0	1	1	24-bit I2S compatible	L/H	256fs	Figure 36
TDM256	16	1	0	1	0	0	24-bit LSB justified	H/L	256fs	Figure 37

	17			1	0	1	32-bit LSB justified	H/L	256fs	Figure 35
	17			1	0	1	32-bit LSB justified	H/L	256fs	Figure 35
	18			1	1	0	32-bit MSB justified	H/L	256fs	Figure 35
	19			1	1	1	32-bit I2S compatible	L/H	256fs	Figure 36
	20			0	1	0	24-bit MSB justified	H/L	512fs	Figure 38
	21			0	1	1	24-bit I2S compatible	L/H	512fs	Figure 39
TDM512	22	1	1	1	0	0	24-bit LSB justified	H/L	512fs	Figure 40
TDM512	23	1	1	1	0	1	32-bit LSB justified	H/L	512fs	Figure 38
	23			1	0	1	32-bit LSB justified	H/L	512fs	Figure 38
	24			1	1	0	32-bit MSB justified	H/L	512fs	Figure 38
	25			1	1	1	32-bit I2S compatible	L/H	512fs	Figure 39

Note 44. The number of BICK cycles per frame allowed is a min. of 2x the data resolution set by DIF[2:0] (e.g. – 32fs for 16-bit data) or any number of additional BICK cycles up to the max. per the Switching Characteristics tBCK Min. Settings of the DIF[2:0] pins are valid in Normal mode only.

017012230-E-00	2017/12
	- 46 -

LRCK

BICK (32fs)

SDATA

BICK (64fs)

SDATA

LRCK

BICK (64fs)

SDATA

Mode 1

SDATA

Mode 4

LRCK

BICK (64fs)

SDATA

[AK4493]

0 1 10 11 12 13 14 15 0 1 10 11 12 13 14 15 0 1

	15	14	6		5		4		3		2	1		0	15	14		6	5	4	3		2	1		0	15	14

0		1		14		15		16		17			31	0		1	14		15	16		17			31		0	1

Don’t care		15	14	0	Don’t care		15	14	0

15:MSB, 0:LSB

	Lch Data					Rch Data

Figure 25. Mode 0 Timing

0 1 8 9 10 11 12 31 0 1 8 9 10 11 12 31 0 1

Don’t care					19	0	Don’t care					19	0

19:MSB, 0:LSB

Don’t care	23	22	21	20	19	0	Don’t care	23	22	21	20	19	0

23:MSB, 0:LSB

Lch Data Rch Data

Figure 26. Mode 1, 4 Timing

0 1 2 22 23 24 30 31 0 1 2 22 23 24 30 31 0 1

23	22	1	0	Don’t care	23	22	1	0	Don’t care	23	22

23:MSB, 0:LSB

Lch Data Rch Data

Figure 27. Mode 2 Timing

017012230-E-00	2017/12
	- 47 -

																					[AK4493]

LRCK

0	1		2	3	23	24	25		31	0	1		2	3	23	24	25		31	0	1
BICK
(64fs)
(64fs)

SDATA		23	22			1	0	Don’t care				23	22			1		Don’t care				23

		23:MSB, 0:LSB

Lch Data Rch Data

Figure 28. Mode 3 Timing

LRCK

0		1	2	20				21		22		32		33	63		0	1	2	20				21		22	32		33	63			0		1

BICK (128fs)
SDATA																1	0														1	0
SDATA													31			1	0											31			1	0
0		1	2	12				13		14		23		24	31		0	1	2	12				13		14	23		24	31			0		1

BICK (64fs)

SDATA		31	30		20	19			18			9		8		1	0	31	30		20	19			18		9		8		1	0		31
							Lch Data																Rch Data
	31: MSB, 0:LSB
											Figure 29. Mode 5 Timing

LRCK
0		1	2	20				21		22		32		33	63		0	1	2	20				21		22	32		33	63			0		1

BICK (128fs)

SDATA		31	30		12	11			10			0						31	30		12	11			10		0							31
0		1	2	12				13		14		23		24	31		0	1	2	12				13		14	23		24	31			0		1

BICK (64fs)

SDATA		31	30		20	19			18			9		8		1	0	31	30		20	19			18		9		8		1	0		31

							Lch Data																Rch Data

31: MSB, 0:LSB

Figure 30. Mode 6 Timing

017012230-E-00	2017/12
	- 48 -

[AK4493]

LRCK

0	1	2	20			21		22	33		34	63			0		1		2	20			21		22	33		34	63		0	1

BICK (128fs)
SDATA
SDATA		31		13	12		11			0								31			13	12		11			0

0	1	2	12			13		14	24		25	31			0		1		2	12			13		14	24		25	31		0	1

BICK (64fs)

SDATA	0	31		21	20		19			9	8		2	1		0		31			21	20		19			9	8		2	1	0
								Lch Data																	Rch Data

31: MSB, 0:LSB

LRCK

BICK (128fs)

SDATA

Mode8

SDATA

Mode11/12

Figure 31. Mode 7 Timing

128 BICK

23			0		23	22		0				23	22
23	22		0		23	22		0				23	22


31	30			0	31	30			0			31	30
		L1					R1
		L1					R1
		32 BICK					32 BICK			32 BICK	32 BICK

Figure 32. Mode 8/11/12 Timing

LRCK

BICK (128fs)

SDATA

Mode9

SDATA

Mode13

128 BICK

23			0		23			0				23
23	22		0		23	22		0				23


31	30			0	31	30			0			31	30

		L1					R1
		32 BICK					32 BICK			32 BICK	32 BICK

Figure 33. Mode 9/13 Timing

017012230-E-00	2017/12
	- 49 -

[AK4493]

128 BICK

LRCK

BICK (128fs)

SDATA	23	22		0	23	22		0		23
	23	22		0	23	22		0		23
			L1				R1
			L1				R1
			32 BICK				32 BICK		32 BICK	32 BICK

LRCK

BICK (256fs)

SDATA

Mode14

SDATA

Mode17/18

LRCK

BICK (256fs)

SDATA

Mode15

SDATA

Mode19

LRCK

BICK (256fs)

SDATA

Figure 34. Mode 10 Timing

256 BICK

23	22		0		23	22		0								23	22


31	30			0	31	30			0							31	30

		L1					R1
	32 BICK					32 BICK				32 BICK	32 BICK	32 BICK	32 BICK	32 BICK	32 BICK

Figure 35. Mode 14/17/18 Timing

256 BICK

23		0		23		0								23


31	30		0	31	30		0							31

	L1				R1
32 BICK				32 BICK				32 BICK	32 BICK	32 BICK	32 BICK	32 BICK	32 BICK

Figure 36. Mode 15/19 Timing

256 BICK

23 22

L1	R1
32 BICK	32 BICK	32 BICK	32 BICK	32 BICK	32 BICK	32 BICK	32 BICK

Figure 37. Mode 16 Timing

017012230-E-00	2017/12
	- 50 -

[AK4493]

512 BICK

LRCK

BICK (512fs)

SDATA	23 22	0		23 22		0		23
Mode20
SDATA	31 22		0 31		22		0	31
SDATA	31 22		0 31		22
Mode23/24	L1				R1
Mode23/24	32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK

Figure 38. Mode 20/23/24 Timing

512 BICK

LRCK

BICK (512fs)

SDATA	23 22	0	23 22		0		23
Mode21
SDATA	31 22		0 31	22		0	31
SDATA	31 22		0 31	22
Mode25	L1			R1
Mode25	32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK

Figure 39. Mode 21/25 Timing

512 BICK

LRCK

BICK (512fs)

SDATA

23 22

L1 R1

32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK 32 BICK

Figure 40. Mode 22 Timing

017012230-E-00	2017/12
	- 51 -

<<< < Предыдущая 1 2 3 4 5 6 7 8 9 10 11 1213 / 2413 14 15 16 17 18 19 20 21 22 23 24 > Следующая >>>

Соседние файлы в папке Стабилизатор

#
16.07.20222.8 Mб71.jpg
#
16.07.20223.1 Mб72.jpg
#
16.07.2022370.07 Кб8ADP3303.PDF
#
16.07.2022610.44 Кб9ADR441.pdf
#
16.07.2022606.69 Кб10ak4397.pdf
#
16.07.20222.05 Mб33AK4493EQ.pdf
#
16.07.20222.9 Mб145AK4493EQ_EVB.pdf
#
16.07.2022911.19 Кб11lp2985a.pdf
#
16.07.20221.08 Mб10ua78xx.pdf
#
16.07.2022838.8 Кб12Стабилизатор.docx
#
16.07.20221.11 Mб12Стабилизатор.pptx