DAC8552
DAC8552
SLAS430A – JULY 2006 – REVISED OCTOBER 2006
16-BIT, DUAL CHANNEL, ULTRA-LOW GLITCH, VOLTAGE OUTPUT
DIGITAL-TO-ANALOG CONVERTER
FEATURES
∙Relative Accuracy: 4LSB
∙Glitch Energy: 0.15nV-s
∙MicroPower Operation: 155μA per Channel at 2.7V
∙Power-On Reset to Zero-Scale
∙Power Supply: 2.7V to 5.5V
∙16-Bit Monotonic Over Temperature
∙Settling Time: 10μs to ±0.003% FSR
∙Ultra-Low AC Crosstalk: –100dB Typ
∙Low-Power Serial Interface with Schmitt-Triggered Inputs
∙On-Chip Output Buffer Amplifier with Rail-to-Rail Operation
∙Double-Buffered Input Architecture
∙Simultaneous or Sequential Output Update and Power-down
∙Available in a Tiny MSOP-8 Package
APPLICATIONS
∙Portable Instrumentation
∙Closed-Loop Servo Control
∙Process Control
∙Data Acquisition Systems
∙Programmable Attenuation
∙PC Peripherals
DESCRIPTION
The DAC8552 is a 16-bit, dual channel, voltage output digital-to-analog converter (DAC) offering low power operation and a flexible serial host interface. Each on-chip precision output amplifier allows rail-to-rail output swing to be achieved over the supply range of 2.7V to 5.5V. The device supports a standard 3-wire serial interface capable of operating with input data clock frequencies up to 30MHz for VDD = 5V.
The DAC8552 requires an external reference voltage to set the output range of each DAC channel. Also incorporated into the device is a power-on reset circuit which ensures that the DAC outputs power up at zero-scale and remain there until a valid write takes place. The DAC8552 provides a flexible power-down feature, accessed over the serial interface, that reduces the current consumption of the device to 700nA at 5V.
The low-power consumption of this device in normal operation makes it ideally suited for portable, battery-operated equipment and other low-power applications. The power consumption is 0.5mW per channel at 2.7V, reducing to 1μW in power-down mode.
The DAC8552 is available in a MSOP-8 package with a specified operating temperature range of –40°C to +105°C.
|
VDD |
|
|
VREF |
|
|
|
|
|
Data |
DAC |
DAC A |
VOUTA |
|
|
|
Buffer A |
Register A |
||
|
|
|
Data |
DAC |
DAC B |
VOUTB |
|
|
|
Buffer B |
Register B |
||
|
|
|
|
|
||
|
16 |
|
|
|
|
|
SYNC |
24-Bit, |
|
Channel |
Load |
|
|
Serial-to- |
|
|
Power-Down |
|||
|
|
Select |
Control |
|
||
SCLK |
Parallel |
|
|
Control Logic |
||
|
|
|
|
|||
Shift |
8 |
Control Logic |
|
2 |
||
|
|
|||||
DIN |
Register |
|
|
|
|
Resistor |
|
|
|
|
Network |
||
|
GND |
|
|
|
|
|
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
SPI, QSP are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor.
All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. |
Copyright © 2006, Texas Instruments Incorporated |
Products conform to specifications per the terms of the Texas |
|
Instruments standard warranty. Production processing does not |
|
necessarily include testing of all parameters. |
|
DAC8552
www.ti.com
SLAS430A – JULY 2006 – REVISED OCTOBER 2006
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
PACKAGING/ORDERING INFORMATION(1)
|
MAXIMUM |
MAXIMUM |
|
|
|
|
|
|
|
|
RELATIVE |
DIFFERENTIAL |
|
|
SPECIFICATION |
|
|
TRANSPORT |
|
|
ACCURACY |
NONLINEARITY |
PACKAGE |
PACKAGE |
TEMPERATURE |
PACKAGE |
ORDERING |
MEDIA, |
|
PRODUCT |
(LSB) |
(LSB) |
LEAD |
DESIGNATOR |
RANGE |
MARKING |
NUMBER |
QUANTITY |
|
DAC8552 |
±12 |
±1 |
MSOP-8 |
DGK |
–40°C to +105°C |
D82 |
DAC8552IDGKT |
Tape and Reel, 250 |
|
DAC8552IDGKR |
Tape and Reel, 2500 |
||||||||
|
|
|
|
|
|
|
(1)For the most current package and ordering information, see the Package Option Addendum at the of this document, or see the TI website at www.ti.com.
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range (unless otherwise noted).(1)
|
|
UNIT |
|
VDD to GND |
|
–0.3V to 6V |
|
Digital input voltage to GND |
–0.3V to VDD + 0.3V |
||
VOUTA or VOUTB to GND |
|
–0.3V to VDD + 0.3V |
|
Operating temperature range |
–40°C to +105°C |
||
Storage temperature range |
–65°C to +150°C |
||
Junction temperature (TJ max) |
+150°C |
||
Power dissipation |
|
(TJ max – TA)/θJA |
|
Thermal impedance |
θJA |
206°C/W |
|
θJC |
44°C/W |
||
|
|||
(1)Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
VDD = 2.7V to 5.5V, all specifications –40°C to +105°C (unless otherwise noted).
PARAMETER |
TEST CONDITIONS |
MIN |
TYP |
MAX |
UNIT |
STATIC PERFORMANCE(1) |
|
|
|
|
|
Resolution |
|
16 |
|
|
Bits |
Relative accuracy |
Measured by line passing through codes 513 and |
|
±4 |
±12 |
LSB |
|
64741 |
|
|
|
|
Differential nonlinearity |
16-bit monotonic |
|
±0.35 |
±1 |
LSB |
Zero code error |
Measured by line passing through codes 485 and |
|
±2.5 |
±12 |
mV |
|
64741 |
|
|
|
|
Zero code error drift |
|
|
±5 |
|
μV/°C |
Full-scale error |
Measured by line passing through codes 485 and |
|
±0.1 |
±0.5 |
% of FSR |
|
64741 |
|
|
|
|
Gain error |
Measured by line passing through codes 485 and |
|
±0.08 |
±0.2 |
% of FSR |
|
64741 |
|
|
|
|
Gain temperature coefficient |
|
|
±1 |
|
ppm of FSR/°C |
PSRR |
Output unloaded |
|
0.75 |
|
mV/V |
(1)Linearity calculated using a reduced code range of 513 to 64741. Output unloaded.
2 |
Submit Documentation Feedback |
DAC8552
www.ti.com
SLAS430A – JULY 2006 – REVISED OCTOBER 2006
ELECTRICAL CHARACTERISTICS (continued)
VDD = 2.7V to 5.5V, all specifications –40°C to +105°C (unless otherwise noted).
PARAMETER
OUTPUT CHARACTERISTICS(2)
Output voltage range
Output voltage settling time
Slew rate
Capacitive load stability
Code change glitch impulse 
Digital feedthrough
DC crosstalk
AC crosstalk
DC output impedance
Short circuit current
Power-up time
AC PERFORMANCE
SNR
THD
SFDR
SINAD
REFERENCE INPUT
Reference current
Reference input range
Reference input impedance
LOGIC INPUTS(2)
Input current
VINL, Input LOW voltage
VINH, Input HIGH voltage
Pin capacitance
POWER REQUIREMENTS
VDD
IDD (normal mode)
VDD = 3.6V to 5.5V
VDD = 2.7V to 3.6V
IDD (all power-down modes) VDD = 3.6V to 5.5V
VDD = 2.7V to 3.6V
POWER EFFICIENCY
IOUT/IDD
TEMPERATURE RANGE
Specified performance
TEST CONDITIONS |
MIN |
TYP |
MAX |
UNIT |
|
0 |
|
VREF |
V |
To ±0.003% FSR 0200h to FD00h, RL = 2kΩ; |
|
8 |
10 |
|
0pF < CL < 200pF |
|
μ |
||
|
|
|
||
|
|
|
|
s |
RL = 2kΩ; CL = 500pF |
|
12 |
|
|
|
|
1.8 |
|
V/μs |
RL = ∞ |
|
470 |
|
pF |
RL = 2kΩ |
|
1000 |
|
|
|
|
|
||
1LSB change around major carry |
|
0.15 |
|
nV-s |
50kΩ series resistance on digital lines |
|
0.15 |
|
nV-s |
Full-scale swing on adjacent channel. |
|
0.25 |
|
LSB |
VDD = 5V, VREF = 4.096V |
|
|
||
|
|
|
|
|
1kHz sine wave |
|
–100 |
|
dB |
At mid-point input |
|
1 |
|
Ω |
VDD = 5V |
|
50 |
|
mA |
VDD = 3V |
|
20 |
|
|
|
|
|
||
Coming out of power-down mode, VDD = 5V |
|
2.5 |
|
μs |
Coming out of power-down mode, VDD = 3V |
|
5 |
|
μs |
|
|
95 |
|
|
BW = 20kHz, VDD = 5V, fOUT = 1kHz, |
|
–85 |
|
dB |
|
|
|
||
1st 19 harmonics removed for SNR calculation |
|
87 |
|
|
|
|
|
||
|
|
|
|
|
|
|
84 |
|
|
VREF = VDD = 5.5V |
|
90 |
120 |
μA |
VREF = VDD = 3.6V |
|
60 |
100 |
|
|
|
|||
|
0 |
|
VDD |
V |
|
|
62 |
|
kΩ |
|
|
|
±1 |
μA |
VDD = 5V |
|
|
0.8 |
V |
VDD = 3V |
|
|
0.6 |
|
|
|
|
||
VDD = 5V |
2.4 |
|
|
V |
VDD = 3V |
2.1 |
|
|
|
|
|
|
||
|
|
|
3 |
pF |
|
2.7 |
|
5.5 |
V |
Input code = 32768, no load, does not include |
|
|
|
|
reference current |
|
|
|
|
VIH = VDD and VIL = GND |
|
340 |
500 |
μA |
|
310 |
480 |
||
|
|
|
||
VIH = VDD and VIL = GND |
|
0.7 |
2 |
μA |
|
0.4 |
2 |
||
|
|
|
||
ILOAD = 2mA, VDD = 5V |
|
89 |
|
% |
|
–40 |
|
+105 |
°C |
(2)Specified by design and characterization; not production tested.
Submit Documentation Feedback |
3 |