
- •Features
- •1. Pin Configurations
- •2. Overview
- •2.1 Block Diagram
- •2.2 Pin Descriptions
- •2.2.3 Port A (PA7:PA0)
- •2.2.4 Port B (PB7:PB0)
- •2.2.5 Port C (PC7:PC0)
- •2.2.6 Port D (PD7:PD0)
- •2.2.7 RESET
- •2.2.8 XTAL1
- •2.2.9 XTAL2
- •2.2.10 AVCC
- •2.2.11 AREF
- •3. Resources
- •4. Data Retention
- •5. About Code Examples
- •6.1 Overview
- •6.3 Status Register
- •6.3.1 SREG – AVR Status Register
- •6.4 General Purpose Register File
- •6.5 Stack Pointer
- •6.5.1 SPH and SPL – Stack Pointer High and Low Register
- •6.6 Instruction Execution Timing
- •6.7 Reset and Interrupt Handling
- •6.7.1 Interrupt Response Time
- •7. AVR Memories
- •7.1 Overview
- •7.3 SRAM Data Memory
- •7.3.1 Data Memory Access Times
- •7.4 EEPROM Data Memory
- •7.4.1 EEPROM Read/Write Access
- •7.4.3 Preventing EEPROM Corruption
- •7.5 I/O Memory
- •7.6 Register Description
- •7.6.1 EEARH and EEARL – The EEPROM Address Register
- •7.6.2 EEDR – The EEPROM Data Register
- •7.6.3 EECR – The EEPROM Control Register
- •8. System Clock and Clock Options
- •8.1 Clock Systems and their Distribution
- •8.2 Clock Sources
- •8.3 Default Clock Source
- •8.4 Crystal Oscillator
- •8.6 External RC Oscillator
- •8.7 Calibrated Internal RC Oscillator
- •8.8 External Clock
- •8.9 Timer/Counter Oscillator
- •8.10 Register Description
- •8.10.1 OSCCAL – Oscillator Calibration Register
- •9. Power Management and Sleep Modes
- •9.1 Overview
- •9.2 Sleep Modes
- •9.3 Idle Mode
- •9.4 ADC Noise Reduction Mode
- •9.7 Standby Mode
- •9.8 Extended Standby Mode
- •9.9 Minimizing Power Consumption
- •9.9.1 Analog to Digital Converter
- •9.9.2 Analog Comparator
- •9.9.4 Internal Voltage Reference
- •9.9.5 Watchdog Timer
- •9.9.6 Port Pins
- •9.10 Register Description
- •9.10.1 MCUCR – MCU Control Register
- •10. System Control and Reset
- •10.1 Resetting the AVR
- •10.1.1 Reset Sources
- •10.1.3 External Reset
- •10.1.5 Watchdog Reset
- •10.2 Internal Voltage Reference
- •10.3 Watchdog Timer
- •10.4 Register Description
- •10.4.1 MCUCSR – MCU Control and Status Register
- •10.4.2 WDTCR – Watchdog Timer Control Register
- •11. Interrupts
- •11.1 Overview
- •11.2 Interrupt Vectors
- •11.2.1 Moving Interrupts Between Application and Boot Space
- •11.2.2 GICR – General Interrupt Control Register
- •12. I/O Ports
- •12.1 Overview
- •12.2 Ports as General Digital I/O
- •12.2.1 Configuring the Pin
- •12.2.2 Reading the Pin Value
- •12.2.3 Digital Input Enable and Sleep Modes
- •12.2.4 Unconnected pins
- •12.3 Alternate Port Functions
- •12.3.1 Alternate Functions of Port A
- •12.3.2 Alternate Functions of Port B
- •12.3.3 Alternate Functions of Port C
- •12.3.4 Alternate Functions of Port D
- •12.4 Register Description
- •12.4.1 SFIOR – Special Function I/O Register
- •12.4.2 PORTA – Port A Data Register
- •12.4.3 DDRA – Port A Data Direction Register
- •12.4.4 PINA – Port A Input Pins Address
- •12.4.5 PORTB – Port B Data Register
- •12.4.6 DDRB – Port B Data Direction Register
- •12.4.7 PINB – Port B Input Pins Address
- •12.4.8 PORTC – Port C Data Register
- •12.4.9 DDRC – Port C Data Direction Register
- •12.4.10 PINC – Port C Input Pins Address
- •12.4.11 PORTD – Port D Data Register
- •12.4.12 DDRD – Port D Data Direction Register
- •12.4.13 PIND – Port D Input Pins Address
- •13. External Interrupts
- •13.1 Register Description
- •13.1.1 MCUCR – MCU Control Register
- •13.1.2 MCUCSR – MCU Control and Status Register
- •13.1.3 GICR – General Interrupt Control Register
- •13.1.4 GIFR – General Interrupt Flag Register
- •14. 8-bit Timer/Counter0 with PWM
- •14.1 Features
- •14.2 Overview
- •14.2.1 Registers
- •14.2.2 Definitions
- •14.3 Timer/Counter Clock Sources
- •14.4 Counter Unit
- •14.5 Output Compare Unit
- •14.5.1 Force Output Compare
- •14.5.2 Compare Match Blocking by TCNT0 Write
- •14.5.3 Using the Output Compare Unit
- •14.6 Compare Match Output Unit
- •14.6.1 Compare Output Mode and Waveform Generation
- •14.7 Modes of Operation
- •14.7.1 Normal Mode
- •14.7.2 Clear Timer on Compare Match (CTC) Mode
- •14.7.3 Fast PWM Mode
- •14.7.4 Phase Correct PWM Mode
- •14.8 Timer/Counter Timing Diagrams
- •14.9 Register Description
- •14.9.1 TCCR0 – Timer/Counter Control Register
- •14.9.2 TCNT0 – Timer/Counter Register
- •14.9.3 OCR0 – Output Compare Register
- •14.9.4 TIMSK – Timer/Counter Interrupt Mask Register
- •14.9.5 TIFR qP Timer/Counter Interrupt Flag Register
- •15. Timer/Counter0 and Timer/Counter1 Prescalers
- •15.1 Overview
- •15.2 Internal Clock Source
- •15.3 Prescaler Reset
- •15.4 External Clock Source
- •15.5 Register Description
- •15.5.1 SFIOR – Special Function IO Register
- •16. 16-bit Timer/Counter1
- •16.1 Features
- •16.2 Overview
- •16.2.1 Registers
- •16.2.2 Definitions
- •16.2.3 Compatibility
- •16.3.1 Reusing the Temporary High Byte Register
- •16.4 Timer/Counter Clock Sources
- •16.5 Counter Unit
- •16.6 Input Capture Unit
- •16.6.1 Input Capture Pin Source
- •16.6.2 Noise Canceler
- •16.6.3 Using the Input Capture Unit
- •16.7 Output Compare Units
- •16.7.1 Force Output Compare
- •16.7.2 Compare Match Blocking by TCNT1 Write
- •16.7.3 Using the Output Compare Unit
- •16.8 Compare Match Output Unit
- •16.8.1 Compare Output Mode and Waveform Generation
- •16.9 Modes of Operation
- •16.9.1 Normal Mode
- •16.9.2 Clear Timer on Compare Match (CTC) Mode
- •16.9.3 Fast PWM Mode
- •16.9.4 Phase Correct PWM Mode
- •16.9.5 Phase and Frequency Correct PWM Mode
- •16.10 Timer/Counter Timing Diagrams
- •16.11 Register Description
- •16.11.1 TCCR1A – Timer/Counter1 Control Register A
- •16.11.2 TCCR1B – Timer/Counter1 Control Register B
- •16.11.4 OCR1AH and OCR1AL – Output Compare Register 1 A
- •16.11.5 OCR1BH and OCR1BL – Output Compare Register 1 B
- •16.11.6 ICR1H and ICR1L – Input Capture Register 1
- •16.11.8 TIFR – Timer/Counter Interrupt Flag Register
- •17. 8-bit Timer/Counter2 with PWM and Asynchronous Operation
- •17.1 Features
- •17.2 Overview
- •17.2.1 Registers
- •17.2.2 Definitions
- •17.3 Timer/Counter Clock Sources
- •17.4 Counter Unit
- •17.5 Output Compare Unit
- •17.5.1 Force Output Compare
- •17.5.2 Compare Match Blocking by TCNT2 Write
- •17.5.3 Using the Output Compare Unit
- •17.6 Compare Match Output Unit
- •17.6.1 Compare Output Mode and Waveform Generation
- •17.7 Modes of Operation
- •17.7.1 Normal Mode
- •17.7.2 Clear Timer on Compare Match (CTC) Mode
- •17.7.3 Fast PWM Mode
- •17.7.4 Phase Correct PWM Mode
- •17.8 Timer/Counter Timing Diagrams
- •17.9 Asynchronous Operation of the Timer/Counter2
- •17.10 Timer/Counter Prescaler
- •17.11 Register Description
- •17.11.1 TCCR2 – Timer/Counter Control Register
- •17.11.2 TCNT2 – Timer/Counter Register
- •17.11.3 OCR2 – Output Compare Register
- •17.11.4 ASSR – Asynchronous Status Register
- •17.11.5 TIMSK – Timer/Counter Interrupt Mask Register
- •17.11.6 TIFR – Timer/Counter Interrupt Flag Register
- •17.11.7 SFIOR – Special Function IO Register
- •18. SPI – Serial Peripheral Interface
- •18.1 Features
- •18.2 Overview
- •18.3 SS Pin Functionality
- •18.3.1 Slave Mode
- •18.3.2 Master Mode
- •18.4 Data Modes
- •18.5 Register Description
- •18.5.1 SPCR – SPI Control Register
- •18.5.2 SPSR – SPI Status Register
- •18.5.3 SPDR – SPI Data Register
- •19. USART
- •19.1 Features
- •19.2 Overview
- •19.2.1 AVR USART vs. AVR UART – Compatibility
- •19.3 Clock Generation
- •19.3.1 Internal Clock Generation – The Baud Rate Generator
- •19.3.2 Double Speed Operation (U2X)
- •19.3.3 External Clock
- •19.3.4 Synchronous Clock Operation
- •19.4 Frame Formats
- •19.4.1 Parity Bit Calculation
- •19.5 USART Initialization
- •19.6 Data Transmission – The USART Transmitter
- •19.6.1 Sending Frames with 5 to 8 Data Bit
- •19.6.2 Sending Frames with 9 Data Bit
- •19.6.3 Transmitter Flags and Interrupts
- •19.6.4 Parity Generator
- •19.6.5 Disabling the Transmitter
- •19.7 Data Reception – The USART Receiver
- •19.7.1 Receiving Frames with 5 to 8 Data Bits
- •19.7.2 Receiving Frames with 9 Databits
- •19.7.3 Receive Compete Flag and Interrupt
- •19.7.4 Receiver Error Flags
- •19.7.5 Parity Checker
- •19.7.6 Disabling the Receiver
- •19.7.7 Flushing the Receive Buffer
- •19.8 Asynchronous Data Reception
- •19.8.1 Asynchronous Clock Recovery
- •19.8.2 Asynchronous Data Recovery
- •19.8.3 Asynchronous Operational Range
- •19.9.1 Using MPCM
- •19.10 Accessing UBRRH/ UCSRC Registers
- •19.10.1 Write Access
- •19.10.2 Read Access
- •19.10.3 Register Description
- •19.10.4 UDR – USART I/O Data Register
- •19.10.5 UCSRA – USART Control and Status Register A
- •19.10.6 UCSRB – USART Control and Status Register B
- •19.10.7 UCSRC – USART Control and Status Register C
- •19.10.8 UBRRL and UBRRH – USART Baud Rate Registers
- •19.11 Examples of Baud Rate Setting
- •20. Two-wire Serial Interface
- •20.1 Features
- •20.2.1 TWI Terminology
- •20.2.2 Electrical Interconnection
- •20.3 Data Transfer and Frame Format
- •20.3.1 Transferring Bits
- •20.3.2 START and STOP Conditions
- •20.3.3 Address Packet Format
- •20.3.4 Data Packet Format
- •20.3.5 Combining Address and Data Packets into a Transmission
- •20.5 Overview of the TWI Module
- •20.5.1 SCL and SDA Pins
- •20.5.2 Bit Rate Generator Unit
- •20.5.3 Bus Interface Unit
- •20.5.4 Address Match Unit
- •20.5.5 Control Unit
- •20.6 Using the TWI
- •20.7 Transmission Modes
- •20.7.1 Master Transmitter Mode
- •20.7.2 Master Receiver Mode
- •20.7.3 Slave Receiver Mode
- •20.7.4 Slave Transmitter Mode
- •20.7.5 Miscellaneous States
- •20.7.6 Combining Several TWI Modes
- •20.9 Register Description
- •20.9.1 TWBR – TWI Bit Rate Register
- •20.9.2 TWCR – TWI Control Register
- •20.9.3 TWSR – TWI Status Register
- •20.9.4 TWDR – TWI Data Register
- •20.9.5 TWA R– TWI (Slave) Address Register
- •21. Analog Comparator
- •21.1 Analog Comparator Multiplexed Input
- •21.2 Register Description
- •21.2.1 SFIOR – Special Function IO Register
- •21.2.2 ACSR – Analog Comparator Control and Status Register
- •22. Analog to Digital Converter
- •22.1 Features
- •22.2 Overview
- •22.3 Operation
- •22.4 Starting a Conversion
- •22.5 Prescaling and Conversion Timing
- •22.5.1 Differential Gain Channels
- •22.6 Changing Channel or Reference Selection
- •22.6.1 ADC Input Channels
- •22.6.2 ADC Voltage Reference
- •22.7 ADC Noise Canceler
- •22.7.1 Analog Input Circuitry
- •22.7.2 Analog Noise Canceling Techniques
- •22.7.3 Offset Compensation Schemes
- •22.7.4 ADC Accuracy Definitions
- •22.8 ADC Conversion Result
- •22.9 Register Description
- •22.9.1 ADMUX – ADC Multiplexer Selection Register
- •22.9.2 ADCSRA – ADC Control and Status Register A
- •22.9.3 ADCL and ADCH – The ADC Data Register
- •ADLAR = 0
- •ADLAR = 1
- •22.9.4 SFIOR – Special FunctionIO Register
- •23. JTAG Interface and On-chip Debug System
- •23.1 Features
- •23.2 Overview
- •23.3 TAP – Test Access Port
- •23.4 TAP Controller
- •23.7.1 PRIVATE0; $8
- •23.7.2 PRIVATE1; $9
- •23.7.3 PRIVATE2; $A
- •23.7.4 PRIVATE3; $B
- •23.8 Using the JTAG Programming Capabilities
- •23.9 Register Description
- •23.10 Bibliography
- •24. IEEE 1149.1 (JTAG) Boundary-scan
- •24.1 Features
- •24.2 Overview
- •24.3 Data Registers
- •24.3.1 Bypass Register
- •24.3.2 Device Identification Register
- •24.3.3 Reset Register
- •24.4.1 EXTEST; $0
- •24.4.2 IDCODE; $1
- •24.4.3 SAMPLE_PRELOAD; $2
- •24.4.4 AVR_RESET; $C
- •24.4.5 BYPASS; $F
- •24.5.1 Scanning the Digital Port Pins
- •24.5.3 Scanning the RESET Pin
- •24.5.4 Scanning the Clock Pins
- •24.5.5 Scanning the Analog Comparator
- •24.5.6 Scanning the ADC
- •24.8 Register Description
- •24.8.1 MCUCSR – MCU Control and Status Register
- •25. Boot Loader Support – Read-While-Write Self-Programming
- •25.1 Features
- •25.2 Overview
- •25.3 Application and Boot Loader Flash Sections
- •25.3.1 Application Section
- •25.3.2 BLS – Boot Loader Section
- •25.5 Boot Loader Lock Bits
- •25.6 Entering the Boot Loader Program
- •25.6.1 SPMCR – Store Program Memory Control Register
- •25.8.1 Performing Page Erase by SPM
- •25.8.2 Filling the Temporary Buffer (Page Loading)
- •25.8.3 Performing a Page Write
- •25.8.4 Using the SPM Interrupt
- •25.8.5 Consideration while Updating BLS
- •25.8.7 Setting the Boot Loader Lock Bits by SPM
- •25.8.8 EEPROM Write Prevents Writing to SPMCR
- •25.8.9 Reading the Fuse and Lock Bits from Software
- •25.8.10 Preventing Flash Corruption
- •25.8.11 Programming Time for Flash when using SPM
- •25.8.12 Simple Assembly Code Example for a Boot Loader
- •25.8.13 ATmega16A Boot Loader Parameters
- •26. Memory Programming
- •26.1 Program And Data Memory Lock Bits
- •26.2 Fuse Bits
- •26.2.1 Latching of Fuses
- •26.3 Signature Bytes
- •26.4 Calibration Byte
- •26.5 Page Size
- •26.6 Parallel Programming Parameters, Pin Mapping, and Commands
- •26.6.1 Signal Names
- •26.7 Parallel Programming
- •26.7.1 Enter Programming Mode
- •26.7.2 Considerations for Efficient Programming
- •26.7.3 Chip Erase
- •26.7.4 Programming the Flash
- •26.7.5 Reading the Flash
- •26.7.6 Reading the EEPROM
- •26.7.7 Programming the Fuse Low Bits
- •26.7.8 Programming the Fuse High Bits
- •26.7.9 Programming the Lock Bits
- •26.7.10 Reading the Fuse and Lock Bits
- •26.7.11 Reading the Signature Bytes
- •26.7.12 Reading the Calibration Byte
- •26.8 Serial Downloading
- •26.8.1 SPI Serial Programming Pin Mapping
- •26.8.2 SPI Serial Programming Algorithm
- •26.8.3 Data Polling Flash
- •26.8.4 Data Polling EEPROM
- •26.8.5 Serial Programming Instruction set
- •26.9 SPI Serial Programming Characteristics
- •26.10 Programming via the JTAG Interface
- •26.10.1 Programming Specific JTAG Instructions
- •26.10.2 AVR_RESET ($C)
- •26.10.3 PROG_ENABLE ($4)
- •26.10.4 PROG_COMMANDS ($5)
- •26.10.5 PROG_PAGELOAD ($6)
- •26.10.6 PROG_PAGEREAD ($7)
- •26.10.7 Data Registers
- •26.10.8 Reset Register
- •26.10.9 Programming Enable Register
- •26.10.10 Programming Command Register
- •26.10.11 Virtual Flash Page Load Register
- •26.10.12 Virtual Flash Page Read Register
- •26.10.13 Programming Algorithm
- •26.10.14 Entering Programming Mode
- •26.10.15 Leaving Programming Mode
- •26.10.16 Performing Chip Erase
- •26.10.17 Programming the Flash
- •26.10.18 Reading the Flash
- •26.10.19 Programming the EEPROM
- •26.10.20 Reading the EEPROM
- •26.10.21 Programming the Fuses
- •26.10.22 Programming the Lock Bits
- •26.10.23 Reading the Fuses and Lock Bits
- •26.10.24 Reading the Signature Bytes
- •26.10.25 Reading the Calibration Byte
- •27. Electrical Characteristics
- •27.1 Absolute Maximum Ratings*
- •27.2 DC Characteristics
- •27.3 Speed Grades
- •27.4 Clock Characteristics
- •27.4.1 External Clock Drive Waveforms
- •27.4.2 External Clock Drive
- •27.5 System and Reset Characteristics
- •27.6 External Interrupts Characteristics
- •27.8 SPI Timing Characteristics
- •27.9 ADC Characteristics
- •27.10 Parallel Programming Characteristics
- •28. Typical Characteristics
- •28.0.1 Active Supply Current
- •28.0.2 Idle Supply Current
- •28.0.5 Standby Supply Current
- •28.0.6 Pin Pullup
- •28.0.7 Pin Driver Strength
- •28.0.8 Pin Thresholds And Hysteresis
- •28.0.9 Bod Thresholds
- •28.0.10 Internal Oscillator Speed
- •28.0.11 Current Consumption Of Peripheral Units
- •28.0.12 Reset Supply Current
- •29. Register Summary
- •30. Instruction Set Summary
- •31. Ordering Information
- •32. Packaging Information
- •33. Errata
- •33.1 ATmega16A rev. N to rev. Q
- •34. Datasheet Revision History
- •Table of Contents

11. Interrupts
11.1Overview
This section describes the specifics of the interrupt handling as performed in ATmega16A. For a general explanation of the AVR interrupt handling, refer to “Reset and Interrupt Handling” on page 14.
11.2 Interrupt Vectors
Table 11-1. |
Reset and Interrupt Vectors |
|
|
|
Program |
|
|
Vector No. |
Address(2) |
Source |
Interrupt Definition |
1 |
$000(1) |
RESET |
External Pin, Power-on Reset, Brown-out Reset, |
|
|
|
Watchdog Reset, and JTAG AVR Reset |
|
|
|
|
2 |
$002 |
INT0 |
External Interrupt Request 0 |
|
|
|
|
3 |
$004 |
INT1 |
External Interrupt Request 1 |
|
|
|
|
4 |
$006 |
TIMER2 COMP |
Timer/Counter2 Compare Match |
|
|
|
|
5 |
$008 |
TIMER2 OVF |
Timer/Counter2 Overflow |
|
|
|
|
6 |
$00A |
TIMER1 CAPT |
Timer/Counter1 Capture Event |
|
|
|
|
7 |
$00C |
TIMER1 COMPA |
Timer/Counter1 Compare Match A |
|
|
|
|
8 |
$00E |
TIMER1 COMPB |
Timer/Counter1 Compare Match B |
|
|
|
|
9 |
$010 |
TIMER1 OVF |
Timer/Counter1 Overflow |
|
|
|
|
10 |
$012 |
TIMER0 OVF |
Timer/Counter0 Overflow |
|
|
|
|
11 |
$014 |
SPI, STC |
Serial Transfer Complete |
|
|
|
|
12 |
$016 |
USART, RXC |
USART, Rx Complete |
|
|
|
|
13 |
$018 |
USART, UDRE |
USART Data Register Empty |
|
|
|
|
14 |
$01A |
USART, TXC |
USART, Tx Complete |
|
|
|
|
15 |
$01C |
ADC |
ADC Conversion Complete |
|
|
|
|
16 |
$01E |
EE_RDY |
EEPROM Ready |
|
|
|
|
17 |
$020 |
ANA_COMP |
Analog Comparator |
|
|
|
|
18 |
$022 |
TWI |
Two-wire Serial Interface |
|
|
|
|
19 |
$024 |
INT2 |
External Interrupt Request 2 |
|
|
|
|
20 |
$026 |
TIMER0 COMP |
Timer/Counter0 Compare Match |
|
|
|
|
21 |
$028 |
SPM_RDY |
Store Program Memory Ready |
|
|
|
|
Notes: 1. When the BOOTRST Fuse is programmed, the device will jump to the Boot Loader address at reset, see “Boot Loader Support – Read-While-Write Self-Programming” on page 250.
2.When the IVSEL bit in GICR is set, interrupt vectors will be moved to the start of the Boot Flash section. The address of each Interrupt Vector will then be the address in this table added to the start address of the Boot Flash section.
Table 11-2 shows Reset and Interrupt Vectors placement for the various combinations of
BOOTRST and IVSEL settings. If the program never enables an interrupt source, the Interrupt
Vectors are not used, and regular program code can be placed at these locations. This is also
44 ATmega16A
8154A–AVR–06/08

ATmega16A
the case if the Reset Vector is in the Application section while the Interrupt Vectors are in the Boot section or vice versa.
Table 11-2. |
Reset and Interrupt Vectors Placement(1) |
|
||
BOOTRST |
|
IVSEL |
Reset address |
Interrupt Vectors Start Address |
|
|
|
|
|
1 |
|
0 |
$0000 |
$0002 |
|
|
|
|
|
1 |
|
1 |
$0000 |
Boot Reset Address + $0002 |
|
|
|
|
|
0 |
|
0 |
Boot Reset Address |
$0002 |
|
|
|
|
|
0 |
|
1 |
Boot Reset Address |
Boot Reset Address + $0002 |
|
|
|
|
|
Note: 1. The Boot Reset Address is shown in Table 25-6 on page 262. For the BOOTRST Fuse “1” means unprogrammed while “0” means programmed.
The most typical and general program setup for the Reset and Interrupt Vector Addresses in
ATmega16A is:
Address |
Labels |
Code |
|
Comments |
$000 |
|
jmp |
RESET |
; Reset Handler |
$002 |
|
jmp |
EXT_INT0 |
; IRQ0 Handler |
$004 |
|
jmp |
EXT_INT1 |
; IRQ1 Handler |
$006 |
|
jmp |
TIM2_COMP |
; Timer2 Compare Handler |
$008 |
|
jmp |
TIM2_OVF |
; Timer2 Overflow Handler |
$00A |
|
jmp |
TIM1_CAPT |
; Timer1 Capture Handler |
$00C |
|
jmp |
TIM1_COMPA |
; Timer1 CompareA Handler |
$00E |
|
jmp |
TIM1_COMPB |
; Timer1 CompareB Handler |
$010 |
|
jmp |
TIM1_OVF |
; Timer1 Overflow Handler |
$012 |
|
jmp |
TIM0_OVF |
; Timer0 Overflow Handler |
$014 |
|
jmp |
SPI_STC |
; SPI Transfer Complete Handler |
$016 |
|
jmp |
USART_RXC |
; USART RX Complete Handler |
$018 |
|
jmp |
USART_UDRE |
; UDR Empty Handler |
$01A |
|
jmp |
USART_TXC |
; USART TX Complete Handler |
$01C |
|
jmp |
ADC |
; ADC Conversion Complete Handler |
$01E |
|
jmp |
EE_RDY |
; EEPROM Ready Handler |
$020 |
|
jmp |
ANA_COMP |
; Analog Comparator Handler |
$022 |
|
jmp |
TWSI |
; Two-wire Serial Interface Handler |
$024 |
|
jmp |
EXT_INT2 |
; IRQ2 Handler |
$026 |
|
jmp |
TIM0_COMP |
; Timer0 Compare Handler |
$028 |
|
jmp |
SPM_RDY |
; Store Program Memory Ready Handler |
; |
|
|
|
|
$02A |
RESET: |
ldi |
r16,high(RAMEND); Main program start |
|
$02B |
|
out |
SPH,r16 |
; Set Stack Pointer to top of RAM |
$02C |
|
ldi |
r16,low(RAMEND) |
|
$02D |
|
out |
SPL,r16 |
|
$02E |
|
sei |
|
; Enable interrupts |
$02F |
|
<instr> xxx |
|
:.:. :.
45
8154A–AVR–06/08

When the BOOTRST Fuse is unprogrammed, the Boot section size set to 2K bytes and the IVSEL bit in the GICR Register is set before any interrupts are enabled, the most typical and general program setup for the Reset and Interrupt Vector Addresses is:
Address |
Labels |
Code |
|
Comments |
$000 |
RESET: |
ldi |
r16,high(RAMEND); Main program start |
|
$001 |
|
out |
SPH,r16 |
; Set Stack Pointer to top of RAM |
$002 |
|
ldi r16,low(RAMEND) |
|
|
$003 |
|
out |
SPL,r16 |
|
$004 |
|
sei |
|
; Enable interrupts |
$005 |
|
<instr> xxx |
|
|
; |
|
|
|
|
.org $1C02 |
|
|
|
|
$1C02 |
|
jmp |
EXT_INT0 |
; IRQ0 Handler |
$1C04 |
|
jmp |
EXT_INT1 |
; IRQ1 Handler |
:. |
:.. |
: |
|
; |
$1C28 |
|
jmp |
SPM_RDY |
; Store Program Memory Ready Handler |
When the BOOTRST Fuse is programmed and the Boot section size set to 2K bytes, the most typical and general program setup for the Reset and Interrupt Vector Addresses is:
Address |
Labels |
|
Code |
Comments |
.org $002 |
|
|
|
|
$002 |
|
jmp |
EXT_INT0 |
; IRQ0 Handler |
$004 |
|
jmp |
EXT_INT1 |
; IRQ1 Handler |
:. |
:.. |
: |
|
; |
$028 |
|
jmp |
SPM_RDY |
; Store Program Memory Ready Handler |
; |
|
|
|
|
.org $1C00 |
|
|
|
|
$1C00 |
RESET: |
ldi |
r16,high(RAMEND); Main program start |
|
$1C01 |
|
out |
SPH,r16 |
; Set Stack Pointer to top of RAM |
$1C02 |
|
ldi |
r16,low(RAMEND) |
|
$1C03 |
|
out |
SPL,r16 |
|
$1C04 |
|
sei |
|
; Enable interrupts |
$1C05 |
|
<instr> xxx |
|
When the BOOTRST Fuse is programmed, the Boot section size set to 2K bytes and the IVSEL bit in the GICR Register is set before any interrupts are enabled, the most typical and general program setup for the Reset and Interrupt Vector Addresses is:
Address |
Labels |
Code |
|
Comments |
.org $1C00 |
|
|
|
|
$1C00 |
|
jmp |
RESET |
; Reset handler |
$1C02 |
|
jmp |
EXT_INT0 |
; IRQ0 Handler |
$1C04 |
|
jmp |
EXT_INT1 |
; IRQ1 Handler |
:. |
:.. |
: |
|
; |
$1C28 |
|
jmp |
SPM_RDY |
; Store Program Memory Ready Handler |
; |
|
|
|
|
$1C2A |
RESET: |
ldi |
r16,high(RAMEND); Main program start |
|
$1C2B |
|
out |
SPH,r16 |
; Set Stack Pointer to top of RAM |
46 ATmega16A
8154A–AVR–06/08

ATmega16A
$1C2C |
ldi |
r16,low(RAMEND) |
$1C2D |
out |
SPL,r16 |
$1C2E |
sei |
; Enable interrupts |
$1C2F |
<instr> xxx |
11.2.1Moving Interrupts Between Application and Boot Space
The General Interrupt Control Register controls the placement of the Interrupt Vector table.
11.2.2GICR – General Interrupt Control Register
Bit |
7 |
6 |
5 |
4 |
3 |
2 |
1 |
0 |
|
|
INT1 |
INT0 |
INT2 |
– |
– |
– |
IVSEL |
IVCE |
GICR |
Read/Write |
R/W |
R/W |
R/W |
R |
R |
R |
R/W |
R/W |
|
Initial Value |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
|
• Bit 1 – IVSEL: Interrupt Vector Select
When the IVSEL bit is cleared (zero), the Interrupt Vectors are placed at the start of the Flash memory. When this bit is set (one), the interrupt vectors are moved to the beginning of the Boot Loader section of the Flash. The actual address of the start of the Boot Flash section is determined by the BOOTSZ Fuses. Refer to the section “Boot Loader Support – Read-While-Write Self-Programming” on page 250 for details. To avoid unintentional changes of Interrupt Vector tables, a special write procedure must be followed to change the IVSEL bit:
1.Write the Interrupt Vector Change Enable (IVCE) bit to one.
2.Within four cycles, write the desired value to IVSEL while writing a zero to IVCE.
Interrupts will automatically be disabled while this sequence is executed. Interrupts are disabled in the cycle IVCE is set, and they remain disabled until after the instruction following the write to IVSEL. If IVSEL is not written, interrupts remain disabled for four cycles. The I-bit in the Status Register is unaffected by the automatic disabling.
Note: If Interrupt Vectors are placed in the Boot Loader section and Boot Lock bit BLB02 is programmed, interrupts are disabled while executing from the Application section. If Interrupt Vectors are placed in the Application section and Boot Lock bit BLB12 is programed, interrupts are disabled while executing from the Boot Loader section. Refer to the section “Boot Loader Support – Read-While- Write Self-Programming” on page 250 for details on Boot Lock bits.
• Bit 0 – IVCE: Interrupt Vector Change Enable
The IVCE bit must be written to logic one to enable change of the IVSEL bit. IVCE is cleared by hardware four cycles after it is written or when IVSEL is written. Setting the IVCE bit will disable interrupts, as explained in the IVSEL description above. See Code Example below
47
8154A–AVR–06/08

.
Assembly Code Example
Move_interrupts:
; Enable change of interrupt vectors ldi r16, (1<<IVCE)
out GICR, r16
; Move interrupts to boot Flash section ldi r16, (1<<IVSEL)
out GICR, r16 ret
C Code Example
void Move_interrupts(void)
{
/* Enable change of interrupt vectors */ GICR = (1<<IVCE);
/* Move interrupts to boot Flash section */ GICR = (1<<IVSEL);
}
48 ATmega16A
8154A–AVR–06/08